

**ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature.....-65° to + 150°C  
 Voltage on any Pin with  
 Respect to Ground .....-0.6V to +7V  
 $V_{PP}$  with Respect to Ground.....-0.6V to + 13V  
 ESD Protection.....>2000V

**\*NOTICE:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

**OPERATING RANGE**

| RANGE      | TEMPERATURE     | $V_{CC}$  |
|------------|-----------------|-----------|
| Commercial | 0°C to +70°C    | +5V ± 10% |
| Industrial | -40°C to +85°C  | +5V ± 10% |
| Military   | -55°C to +125°C | +5V ± 10% |

**DC READ CHARACTERISTICS** Over Operating Range with  $V_{PP} = V_{CC}$ 


| SYMBOL    | PARAMETER                       | TEST CONDITIONS                       | MIN            | MAX            | UNITS |
|-----------|---------------------------------|---------------------------------------|----------------|----------------|-------|
| $V_{IL}$  | Input Low Voltage               | (Note 5)                              | -0.1           | 0.8            | V     |
| $V_{IH}$  | Input High Voltage              | (Note 5)                              | 2.0            | $V_{CC} + 0.3$ | V     |
| $V_{OL}$  | Output Low Voltage              | $I_{OL} = 16 \text{ mA}$              |                | 0.4            | V     |
| $V_{OH}$  | Output High Voltage             | $I_{OH} = -4 \text{ mA}$              | 2.4            |                | V     |
| $I_{SB1}$ | $V_{CC}$ Standby Current (CMOS) | (Notes 1 and 3)                       |                | 500            | µA    |
| $I_{SB2}$ | $V_{CC}$ Standby Current (TTL)  | (Notes 2 and 3)                       |                | 15             | mA    |
| $I_{CC1}$ | $V_{CC}$ Active Current (CMOS)  | (Notes 1 and 4)<br>Outputs Not Loaded | Comm'l         | 30             | mA    |
|           |                                 |                                       | Industrial     | 40             | mA    |
|           |                                 |                                       | Military       | 40             | mA    |
| $I_{CC2}$ | $V_{CC}$ Active Current (TTL)   | (Notes 2 and 4)<br>Outputs Not Loaded | Comm'l         | 50             | mA    |
|           |                                 |                                       | Industrial     | 60             | mA    |
|           |                                 |                                       | Military       | 60             | mA    |
| $I_{PP}$  | $V_{PP}$ Supply Current         | $V_{PP} = V_{CC}$                     |                | 100            | µA    |
| $V_{PP}$  | $V_{PP}$ Read Voltage           |                                       | $V_{CC} - 0.4$ | $V_{CC}$       | V     |
| $I_{LI}$  | Input Leakage Current           | $V_{IN} = 5.5 \text{ V or Gnd}$       | -10            | 10             | µA    |
| $I_{LO}$  | Output Leakage Current          | $V_{OUT} = 5.5 \text{ V or Gnd}$      | -10            | 10             | µA    |

**NOTES:** 1. CMOS inputs:  $GND \pm 0.3 \text{ V}$  or  $V_{CC} \pm 0.3 \text{ V}$ .  
 2. TTL inputs:  $V_{IL} \leq 0.8 \text{ V}$ ,  $V_{IH} \geq 2.0 \text{ V}$ .  
 3. Add 1 mA/MHz for A.C. power component.

4. Add 4 mA/MHz for A.C. power component.  
 5. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise.  
 Do not attempt to test these values without suitable equipment.

**AC READ CHARACTERISTICS** Over Operating Range with  $V_{PP} = V_{CC}$ 



| PARAMETER                       | SYMBOL    | 57C128FB-35 |     | 57C128FB-45 |     | 57C128FB-55 |     | 57C128FB-70 |     | UNITS |
|---------------------------------|-----------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|-------|
|                                 |           | MIN         | MAX | MIN         | MAX | MIN         | MAX | MIN         | MAX |       |
| Address to Output Delay         | $t_{ACC}$ |             | 35  |             | 45  |             | 55  |             | 70  | ns    |
| $\overline{CE}$ to Output Delay | $t_{CE}$  |             | 35  |             | 45  |             | 55  |             | 70  |       |
| $\overline{OE}$ to Output Delay | $t_{OE}$  |             | 20  |             | 25  |             | 25  |             | 25  |       |
| Output Disable to Output Float  | $t_{DF}$  |             | 20  |             | 25  |             | 25  |             | 25  |       |
| Address to Output Hold          | $t_{OH}$  | 0           |     | 0           |     | 0           |     | 0           |     |       |

**AC READ TIMING DIAGRAM****CAPACITANCE**<sup>(6)</sup>  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ 

| SYMBOL    | PARAMETER            | CONDITIONS            | TYP <sup>(7)</sup> | MAX | UNITS |
|-----------|----------------------|-----------------------|--------------------|-----|-------|
| $C_{IN}$  | Input Capacitance    | $V_{IN} = 0\text{V}$  | 4                  | 6   | pF    |
| $C_{OUT}$ | Output Capacitance   | $V_{OUT} = 0\text{V}$ | 8                  | 12  | pF    |
| $C_{VPP}$ | $V_{PP}$ Capacitance | $V_{PP} = 0\text{V}$  | 18                 | 25  | pF    |

NOTES: 6. This parameter is only sampled and is not 100% tested.

7. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltages.

**TEST LOAD** (High Impedance Test Systems)**A.C. TESTING INPUT/OUTPUT WAVEFORM**

NOTE: 8. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters. A 0.1 microfarad capacitor in parallel with a 0.01 microfarad capacitor connected between  $V_{CC}$  and ground is recommended. Inadequate decoupling may result in access time degradation or other transient performance failures.


**PROGRAMMING INFORMATION****DC CHARACTERISTICS** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.25\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = 12.75 \pm 0.25\text{ V}$ )

| SYMBOLS  | PARAMETER                                                                                         | MIN | MAX | UNITS         |
|----------|---------------------------------------------------------------------------------------------------|-----|-----|---------------|
| $I_{LI}$ | Input Leakage Current<br>( $V_{IN} = V_{CC}$ or Gnd)                                              | -10 | 10  | $\mu\text{A}$ |
| $I_{PP}$ | $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) |     | 60  | mA            |
| $I_{CC}$ | $V_{CC}$ Supply Current                                                                           |     | 30  | mA            |
| $V_{OL}$ | Output Low Voltage During Verify<br>( $I_{OL} = 16\text{ mA}$ )                                   |     | 0.4 | V             |
| $V_{OH}$ | Output High Voltage During Verify<br>( $I_{OH} = -4\text{ mA}$ )                                  | 2.4 |     | V             |

- NOTE:**
- $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ .
  - $V_{PP}$  must not be greater than 13 volts including overshoot. During  $\overline{CE} = \overline{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 12.5 volts or vice-versa.
  - During power up the  $\overline{PGM}$  pin must be brought high ( $\geq V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

**AC CHARACTERISTICS** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.25\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = 12.75 \pm 0.25\text{ V}$ )

| SYMBOLS   | PARAMETER                          | MIN | TYP | MAX | UNITS         |
|-----------|------------------------------------|-----|-----|-----|---------------|
| $t_{AS}$  | Address Setup Time                 | 2   |     |     | $\mu\text{s}$ |
| $t_{CES}$ | Chip Enable Setup Time             | 2   |     |     | $\mu\text{s}$ |
| $t_{OES}$ | Output Enable Setup Time           | 2   |     |     | $\mu\text{s}$ |
| $t_{OS}$  | Data Setup Time                    | 2   |     |     | $\mu\text{s}$ |
| $t_{AH}$  | Address Hold Time                  | 0   |     |     | $\mu\text{s}$ |
| $t_{OH}$  | Data Hold Time                     | 2   |     |     | $\mu\text{s}$ |
| $t_{DF}$  | Chip Disable to Output Float Delay | 0   |     | 130 | ns            |
| $t_{OE}$  | Data Valid From Output Enable      |     |     | 130 | ns            |
| $t_{VS}$  | $V_{PP}$ Setup Time                | 2   |     |     | $\mu\text{s}$ |
| $t_{PW}$  | $\overline{PGM}$ Pulse Width       | 100 |     | 200 | $\mu\text{s}$ |

**PROGRAMMING WAVEFORM**

**ORDERING INFORMATION**

| PART NUMBER      | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|------------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C128FB-35D   | 35            | 28 Pin Cerdip, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C128FB-45D   | 45            | 28 Pin Cerdip, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C128FB-45DMB | 45            | 28 Pin Cerdip, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C128FB-45J   | 45            | 32 Pin PLDCC        | J4                 | Comm'l                            | Standard                          |
| WS57C128FB-45L   | 45            | 32 Pin CLDCC        | L3                 | Comm'l                            | Standard                          |
| WS57C128FB-55CMB | 55            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C128FB-55D   | 55            | 28 Pin Cerdip, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C128FB-55DMB | 55            | 28 Pin Cerdip, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C128FB-70D   | 70            | 28 Pin Cerdip, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C128FB-70DM  | 70            | 28 Pin Cerdip, 0.6" | D2                 | Military                          | Standard                          |
| WS57C128FB-70DMB | 70            | 28 Pin Cerdip, 0.6" | D2                 | Military                          | MIL-STD-883C                      |

**NOTE:** 12. The actual part marking will not include the initials "WS."

**PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS**

**REFER TO  
PAGE 5-1**

The WS57C128FB is programmed using Algorithm D shown on page 5-9.