Contents

1	Block	diagram and pin description6
2	Electr	ical specification
	2.1	Absolute maximum ratings
	2.2	Thermal data
	2.3	Main electrical characteristics 10
	2.4	Waveforms
	2.5	Electrical characteristics curves 25
3	Prote	ctions
	3.1	Power limitation
	3.2	Thermal shutdown
	3.3	Current limitation
	3.4	Negative voltage clamp 29
4	Applie	cation information
	4.1	GND protection network against reverse battery
		4.1.1 Diode (DGND) in the ground line
	4.2	Immunity against transient electrical disturbances
	4.3	MCU I/Os protection
	4.4	Multisense - analog current sense
		4.4.1 Principle of Multisense signal generation
		4.4.2 T _{CASE} and V _{CC} monitor
		4.4.3 Short to VCC and OFF-state open-load detection
	4.5	Maximum demagnetization energy ($V_{CC} = 16 \text{ V}$)
5	Packa	ge and PCB thermal data 39
	5.1	PowerSSO-16 thermal data 39
6	Packa	ge information
	6.1	$ECOPACK^{\mathbb{R}}$
	6.2	PowerSSO-16 package information 42



2/48

7	Order codes	44
8	Revision history	45



List of tables

Table 1.	Pin functions
Table 2.	Suggested connections for unused and not connected pins
Table 3.	Absolute maximum ratings
Table 4.	Thermal data9
Table 5.	Power section
Table 6.	Switching (V_{CC} = 13 V; -40°C < T_i < 150°C, unless otherwise specified)11
Table 7.	Logic Inputs $(7 \text{ V} < \text{V}_{CC} < 28 \text{ V}; -40^{\circ}\text{C} < \text{T}_{i} < 150^{\circ}\text{C}) \dots \dots$
Table 8.	Protections (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C)
Table 9.	MultiSense (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C)
Table 10.	Truth table
Table 11.	MultiSense multiplexer addressing
Table 12.	ISO 7637-2 - electrical transient conduction along supply line
Table 13.	Multisense pin levels in off-state
Table 14.	PCB properties
Table 15.	Thermal parameters
Table 16.	PowerSSO-16 mechanical data
Table 17.	Device summary
Table 18.	Revision history



List of figures

Figure 3.Current and voltage conventions8Figure 4. l_{OLT}/l_{SENSE} versus l_{OLT} 18Figure 5.Current sense accuracy versus l_{OUT} 18Figure 6.Switching time and Pulse skew19Figure 7.MultiSense timings (crimer sense mode)19Figure 7.MultiSense timings (crimer sense mode)20Figure 19.D_DSTKON20Figure 11.Latch functionality - behavior in hard short circuit condition ($T_{AMB} < T_{TSD}$)22Figure 11.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)23Figure 13.Standby mode activation23Figure 14.Standby state diagram24Figure 15.Standby current25Figure 16.Standby current25Figure 17.IcpSic (high level voltage25Figure 19.Logic Input high level voltage25Figure 22.Logic Input high level voltage26Figure 23.Low level logic input current26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V_{GCC} 26Figure 27.Turm-off voltage slope27Figure 30.Verses27Figure 31.Verses27Figure 32.Verses27Figure 33.Verses27Figure 34.Voltage slope27Figure 35.Verses27Figure 36.Verses27Figure 37.Verses	Figure 1.	Block diagram	
Figure 4. I_{OUT}/I_{SENSE} versus I_{OUT} 18Figure 5.Current sense accuracy versus I_{OUT} 18Figure 6.Switching time and Pulse skew19Figure 7.MultiSense timings (chip temperature and VCC sense mode)20Figure 8.Multisense timings (chip temperature and VCC sense mode)20Figure 10.Latch functionality - behavior in hard short circuit condition (T _{AME} << T _{TSD})22Figure 11.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)23Figure 12.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)23Figure 13.Standby mode activation23Figure 14.Standby current25Figure 15.Standby current25Figure 16.Standby current25Figure 17.Logic Input tigh level voltage25Figure 21.Logic Input current26Figure 21.Logic Input current26Figure 22.Logic Input current26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdowm26Figure 25.On-state resistance vs. T _{Case} 27Figure 30.Vernse Accure voltage shutdowm27Figure 31.Turm-on voltage slope.27Figure 32.Turm-on voltage slope.27Figure 33.Multisense and voltage detection threshold.27Figure 34.Vsense And voltage detection threshold.27Figure 3	Figure 2.	Configuration diagram (top view)	. 7
Figure 5. Current sense accuracy versus lour. 18 Figure 7. Multisense timings (current sense mode) 19 Figure 8. Multisense timings (chip temperature and VCC sense mode) 20 Figure 10. Latch functionality - behavior in hard short circuit condition (T _{AMB} << Trsb)	Figure 3.	Current and voltage conventions	. 8
Figure 6.Switching time and Pulse skew19Figure 7.MultiSense timings (current sense mode)19Figure 8.Multisense timings (chip temperature and VCC sense mode)20Figure 9. T_{DSTKON 20Figure 10.Latch functionality - behavior in hard short circuit condition22Figure 11.Latch functionality - behavior in hard short circuit condition22Figure 12.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)23.Figure 13.Standby mode activation23.Standby current25Figure 14.CSF-state output current25Figure 15.OFF-state output current25Figure 18.Logic Input toil evel voltage25Figure 21.Low level voltage25Figure 21.Low level logic input current25Figure 21.Low level logic input current26Figure 22.Logic Input toil current26Figure 23.Longic Input toil ge voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T_{case} 27Figure 27.Turn-on voltage slope.27Figure 28.Von vs. T_{case} 27Figure 30.Voff vs. T_{case} 28Figure 31.Multisense and diagnostic – block diagram30Figure 31.Simplified internal structure30Figure 32.Vaense clamp vs. T_{case} 28Figure 33.Vaense clamp vs. T_{case}	Figure 4.	I _{OUT} /I _{SENSE} versus I _{OUT}	18
Figure 7.Multisense timings (current sense mode)19Figure 8.Multisense timings (chip temperature and VCC sense mode)20Figure 10.Latch functionality - behavior in hard short circuit condition ($T_{AMB} << T_{TSD}$)22Figure 11.Latch functionality - behavior in hard short circuit condition ($T_{AMB} << T_{TSD}$)22Figure 12.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23Figure 13.Standby mode activation23Figure 14.Standby state diagram24Figure 15.OFF-state output current25Figure 16.Standby current25Figure 17.Logic Input high level voltage25Figure 19.Logic input tourrent25Figure 21.Low level logic input current26Figure 22.Logic Input tourrent26Figure 23.Low level logic input current26Figure 24.Low level logic input current26Figure 25.On-state resistance vs. T _{Case} 26Figure 26.On-state resistance vs. V _{CC} 27Figure 27.Turn-on voltage slope.27Figure 28.Voff vs. T _{Case} 27Figure 30.Woft vs. T _{Case} 28Figure 31.Vsense (lagnostic – block diagram30Figure 32.Vsense (lagnostic – block diagram30Figure 33.Vsense (lagnostic – block diagram33Figure 34.Vsense (lagnostic – block diagram33Figure 35.Moltisense and diagnosti	Figure 5.	Current sense accuracy versus I _{OUT}	18
Figure 8. Multisense timings (chip temperature and VCC sense mode) 20 Figure 9. TDSTKON 20 Figure 10. Latch functionality - behavior in hard short circuit condition (T _{AMB} << T _{TSD}) 22 Figure 11. Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23 23 Figure 12. Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23 23 Figure 13. Standby onde activation 23 Figure 14. Standby state diagram 24 Figure 15. OFF-state output current 25 Figure 17. Iconomic I	Figure 6.	Switching time and Pulse skew	19
Figure 9. T_{DSTKON} 20Figure 10.Latch functionality - behavior in hard short circuit condition ($T_{AMB} < T_{TSD}$)22Figure 11.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23Figure 12.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23Figure 13.Standby state diagram24Figure 14.OFF-state output current25Figure 15.Standby current25Figure 16.Standby current25Figure 17.Logic Input high level voltage25Figure 19.Logic input tow level voltage25Figure 20.High level logic input current26Figure 21.Low level logic input current26Figure 22.Logic Input torurent current26Figure 23.Lodic Undery voltage26Figure 24.Undery voltage shutdown26Figure 25.On-state resistance vs. T_{case} 26Figure 26.On-state resistance vs. V_{CC} 27Figure 27.Violtage slope27Figure 28.Vont s. T_{case} 27Figure 30.Woff vs. T_{case} 27Figure 31.Limit voltage slope27Figure 33.Vsense clamp vs. T_{case} 28Figure 34.Voltage slope27Figure 35.Application diagram30Figure 36.Application diagram30Figure 37.Limit voltage slope37Figure 38.	Figure 7.	MultiSense timings (current sense mode)	19
Figure 10. Latch functionality - behavior in hard short circuit condition (AMB << T _{TSD}). 22 Figure 11. Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23 Figure 13. Standby mode activation 23 Figure 14. Standby state diagram 24 Figure 15. Standby current 25 Figure 16. Standby current 25 Figure 17. I_GND(ON) vs. I _{out} . 25 Figure 19. Logic Input low level voltage 25 Figure 20. High level logic input current. 25 Figure 21. Low level logic input current. 26 Figure 22. Logic Input hysteresis voltage 26 Figure 23. FaultRST Input clamp voltage 26 Figure 24. Undervoltage shutdown 26 Figure 25. On-state resistance vs. V _{CC} 26 Figure 27. Turn-on voltage slope. 27 Figure 28. Woff vs. T _{case} 27 Figure 29. Woff vs. T _{case} 27 Figure 29. Voff vs. T _{case} 27 Figure 31. Undervoltage slope. 27	Figure 8.		
Figure 11.Latch functionality - behavior in hard short circuit condition22Figure 12.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23Figure 13.Standby mode activation24.Standby state diagramFigure 15.OFF-state output current25.IGND(ON) VS. IquitFigure 16.Standby current25.Figure 17.Figure 18.Logic Input high level voltage25.Figure 21.Logic Input low level voltage26.High level logic input current27.Figure 21.Low level logic input current28.Figure 22.Logic Input hysteresis voltageFigure 24.Undervoltage shutdown26.Figure 25.On-state resistance vs. T _{case} Figure 28.Con-state resistance vs. V _{CC} Figure 29.Won vs. T _{case} Figure 21.Vont vs. T _{case} Figure 23.Vont vs. T _{case} Figure 24.Vont vs. T _{case} 27.Figure 25.Figure 27.Turn-on voltage slope27.Turn-on voltage slope27.Figure 32.Vont vs. T _{case} Figure 31.LillMH vs. T _{case} Figure 32.OFF-state open-load voltage detection threshold.27.Figure 33.Application diagramSimplified internal structureFigure 34.Visense hvs. T _{case} Simplified internal structureFigure 35.Figure 36.Figur	Figure 9.	T _{DSTKON}	20
Figure 12.Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 23Figure 13.Standby mode activation23Figure 14.Standby state diagram24Figure 15.OFF-state output current25Figure 16.Standby current25Figure 17.IGND(ON) vs. I _{out} 25Figure 19.Logic Input high level voltage25Figure 20.High level logic input current.26Figure 21.Low level logic input current.26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V_{case} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 30.Woff vs. T_{case} 27Figure 31.I_IMM vs. T_{case} 27Figure 33.V_sense hows. T_{case} 27Figure 34.V_sense hows. T_{case} 27Figure 35.Application diagram30Figure 36.Aphiletia on threshold.27Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense and diagnostic – block diagram33Figure 34.VhD7020AJ - Maximum turn off current versus inductance38Figure 34.VhD7020AJ - Maximum turn off current versus inductance38Figure 35.PowerSSO-16 on two-layers PCB (2sOp to JEDEC JESD 51-5) </td <td>Figure 10.</td> <td>Latch functionality - behavior in hard short circuit condition (T_{AMB} << T_{TSD})</td> <td>22</td>	Figure 10.	Latch functionality - behavior in hard short circuit condition (T _{AMB} << T _{TSD})	22
Figure 13.Standby mode activation23Figure 14.Standby state diagram24Figure 15.OFF-state output current25Figure 16.Standby current25Figure 17.IGND(ON) VS. Jout.25Figure 19.Logic Input high level voltage25Figure 20.High level voltage on put current.25Figure 21.Low level logic input current.25Figure 22.Logic Input hystersis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T _{Case} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Wonf vs. T _{Case} 27Figure 30.Woff vs. T _{Case} 27Figure 31.ILMH vs. T _{Case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{Sense} Clamp vs. T _{Case} 28Figure 34.V _{Sense} Clamp vs. T _{Case} 28Figure 35.Application diagram30Figure 36.Application diagram33Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state35Figure 34.Vsenseh vs. T _{Case} 38Figure 34.Vsensoh vs. T _{Case} 38Figure 35.Application diagram<	Figure 11.	Latch functionality - behavior in hard short circuit condition	22
Figure 14.Standby state diagram24Figure 15.OFF-state output current25Figure 16.Standby current25Figure 17.IGND((O)) VS. Iout25Figure 18.Logic Input high level voltage25Figure 19.Logic input low level voltage25Figure 21.Low level logic input current.25Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V _{CC} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope.27Figure 28.Umdervoltage slope.27Figure 29.Won vs. T _{Case} 27Figure 30.Woff vs. T _{Case} 27Figure 31.ILIMH vs. T _{case} 27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} lopen-load voltage detection threshold27Figure 35.Multisense and diagnostic – block diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Analogue HSD – open-load detection in off-state36Figure 43.Open-load / short to VCC condition36Figure 43.PowerSSO-16 on two-layers PCB (2s2p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on two-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45. <td>Figure 12.</td> <td>Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)</td> <td>23</td>	Figure 12.	Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)	23
Figure 15.OFF-state output current25Figure 16.Standby current25Figure 17. $I_{GND(ON)}$ vs. I_{out} 25Figure 17.Logic Input high level voltage25Figure 19.Logic Input ow level voltage25Figure 20.High level logic input current25Figure 21.Low level logic input current26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T_{case} 26Figure 26.On-state resistance vs. V_{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 30.Woff vs. T_{case} 27Figure 31. I_{LIMH} vs. T_{case} 27Figure 33.V_sense clamp vs. T_{case} 28Figure 34.V_sense clamp vs. T_{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense and diagnostic – block diagram33Figure 34.PowerSSO-16 on two-layers PCB (2sop to JEDEC JESD 51-5)39Figure 43.PowerSSO-16 on two-layers PCB (2sop to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on two-layers PCB (2sop to JEDEC JESD 51-7)39Figure 45.PowerSSO-16 on two-layers PCB (2sop to JEDEC	Figure 13.	Standby mode activation	23
Figure 16.Standby current25Figure 17.I _{QND(ON)} Vs. I _{out} .25Figure 18.Logic Input high level voltage25Figure 20.High level logic input current.25Figure 21.Low level logic input current.26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V _{CC} .26Figure 26.On-state resistance vs. V _{CC} .26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Wonf vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.L _{LMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} hvs. T _{case} 28Figure 34.V _{sense} hvs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram34Figure 38.Multisense block diagram34Figure 40.Open-load versers PCB (2sOp to JEDEC JESD 51-5)39Figure 43.PowerSSO-16 on two-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 44.PowerSSO-16 on adoel a double-channel HSD in PowerSSO-16.40Figure 47.Thermal iftiting	Figure 14.	Standby state diagram	24
Figure 17.IGND(ON) VS. Iout.25Figure 18.Logic Input high level voltage25Figure 19.Logic Input low level voltage25Figure 19.Logic Input low level voltage25Figure 21.Low level logic input current26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T _{case} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.ILIMH vs. T _{case} 27Figure 32.OF-state open-load voltage detection threshold27Figure 33.V _{Sense} clamp vs. T _{case} 28Figure 34.V _{sense} hys. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on appenate in open hox free air condition (one channel on)<	Figure 15.	OFF-state output current	25
Figure 18.Logic Input high level voltage25Figure 19.Logic Input low level voltage25Figure 20.High level logic input current25Figure 21.Low level logic input current26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V _{CC} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} hvs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figu	Figure 16.	Standby current	25
Figure 18.Logic Input high level voltage25Figure 19.Logic Input low level voltage25Figure 20.High level logic input current25Figure 21.Low level logic input current26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V _{CC} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} hvs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figu	Figure 17.	I _{GND(ON)} vs. I _{out}	25
Figure 19.Logic Input low level voltage25Figure 20.High level logic input current25Figure 21.Low level logic input current26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T_{case} 26Figure 26.On-state resistance vs. V_{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T_{case} 27Figure 30.Wolf vs. T_{case} 27Figure 31.ILIMH vs. T_{case} 27Figure 33.Vsense clamp vs. T_{case} 28Figure 34.Vsense hvs. T_{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2sDp to JEDEC JESD 51-7)39Figure 44.PowerSSO-16 on four-layers PCB (2sDp to JEDEC JESD 51-7)39Figure 45.Rthj-amb vs PCB copper area in open box free air con	Figure 18.		
Figure 20.High level logic input current.25Figure 21.Low level logic input current .26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown .26Figure 25.On-state resistance vs. T_{case} 26Figure 26.On-state resistance vs. V_{CC} 26Figure 27.Turn-on voltage slope .27Figure 28.Turn-off voltage slope .27Figure 29.Won vs. T_{case} 27Figure 30.Woff vs. T_{case} 27Figure 31. I_{LIMH} vs. T_{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 34. V_{senseh} clamp vs. T_{case} 28Figure 35.V_senseh vs. T_{case} 28Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram30Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s2p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.Rthj-amb vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a	Figure 19.	Logic Input low level voltage	25
Figure 21.Low level logic input current26Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T _{case} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} clamp vs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s2p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 45.Rthj-amb vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in	Figure 20.	High level logic input current.	25
Figure 22.Logic Input hysteresis voltage26Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T _{case} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} hvs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram34Figure 38.Multisense block diagram34Figure 49.Analogue HSD – open-load detection in off-state.35Figure 41.GND voltage shift.37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2sOp to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2sOp to JEDEC JESD 51-7)39Figure 45.Rt _{1j-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 47.ReverSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-		Low level logic input current	26
Figure 23.FaultRST Input clamp voltage26Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. T _{case} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} hvs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2sOp to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2sOp to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641		Logic Input hysteresis voltage	26
Figure 24.Undervoltage shutdown26Figure 25.On-state resistance vs. V _{CC} 26Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} clamp vs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641			
Figure 25. On-state resistance vs. V _{CC} 26 Figure 26. On-state resistance vs. V _{CC} 26 Figure 27. Turn-on voltage slope 27 Figure 28. Turn-off voltage slope 27 Figure 29. Won vs. T _{case} 27 Figure 30. Woff vs. T _{case} 27 Figure 31. I _{LIMH} vs. T _{case} 27 Figure 32. OFF-state open-load voltage detection threshold. 27 Figure 33. V _{sense} clamp vs. T _{case} 28 Figure 34. V _{senseh} vs. T _{case} 28 Figure 35. Application diagram 30 Figure 36. Simplified internal structure 30 Figure 37. Multisense and diagnostic – block diagram 33 Figure 39. Analogue HSD – open-load detection in off-state 35 Figure 40. Open-load / short to VCC condition 36 Figure 41. GND voltage shift 37 Figure 42. VND7020AJ - Maximum turn off current versus inductance 38 Figure 43. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5) 39 Figure 44. PowerSSO-16 on four-layer		Undervoltage shutdown	26
Figure 26.On-state resistance vs. V _{CC} 26Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{sense} h vs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 45.Rthj-amb vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-16.41	Figure 25.		
Figure 27.Turn-on voltage slope27Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{senseh} vs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram30Figure 38.Multisense block diagram33Figure 39.Analogue HSD – open-load detection in off-state.35Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641		6466	
Figure 28.Turn-off voltage slope27Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{senseh} vs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram33Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641			
Figure 29.Won vs. T _{case} 27Figure 30.Woff vs. T _{case} 27Figure 31.I _{LIMH} vs. T _{case} 27Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.V _{sense} clamp vs. T _{case} 28Figure 34.V _{senseh} vs. T _{case} 28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641		•	
Figure 30. Woff vs. T _{case} 27 Figure 31. I _{LIMH} vs. T _{case} 27 Figure 32. OFF-state open-load voltage detection threshold. 27 Figure 33. V _{sense} clamp vs. T _{case} 28 Figure 34. V _{senseh} vs. T _{case} 28 Figure 35. Application diagram 30 Figure 36. Simplified internal structure 30 Figure 37. Multisense and diagnostic – block diagram 33 Figure 38. Multisense block diagram 33 Figure 39. Analogue HSD – open-load detection in off-state. 35 Figure 40. Open-load / short to VCC condition 36 Figure 41. GND voltage shift 37 Figure 42. VND7020AJ - Maximum turn off current versus inductance. 38 Figure 43. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5) 39 Figure 44. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7) 39 Figure 45. R _{thj-amb} vs PCB copper area in open box free air condition (one channel on) 40 Figure 47. Thermal fitting model of a double-channel HSD in PowerSSO-16 41			
Figure 31.ILIMH vs. T _{case}			
Figure 32.OFF-state open-load voltage detection threshold.27Figure 33.Vsense clamp vs. Tcase28Figure 34.Vsenseh vs. Tcase28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram33Figure 39.Analogue HSD – open-load detection in off-state35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.Rthj-amb vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641			
Figure 33.VSense clamp vs. TT28Figure 34.VSenseh vs. T28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.Rthj-amb vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641			
Figure 34.Vsenseh vs. Tcase28Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 33.	V _{sense} clamp vs. T _{case}	28
Figure 35.Application diagram30Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641			
Figure 36.Simplified internal structure30Figure 37.Multisense and diagnostic – block diagram33Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 35.		
Figure 38.Multisense block diagram34Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 36.		
Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 37.	Multisense and diagnostic – block diagram	33
Figure 39.Analogue HSD – open-load detection in off-state.35Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance.38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 38.	Multisense block diagram	34
Figure 40.Open-load / short to VCC condition36Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 39.		
Figure 41.GND voltage shift37Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641	Figure 40.		
Figure 42.VND7020AJ - Maximum turn off current versus inductance38Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641		GND voltage shift	37
Figure 43.PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)39Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)39Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-1641		VND7020AJ - Maximum turn off current versus inductance	38
Figure 44.PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)			
Figure 45.R _{thj-amb} vs PCB copper area in open box free air condition (one channel on) 40Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on) 40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-16			
Figure 46.PowerSSO-16 thermal impedance junction ambient single pulse (one channel on) 40Figure 47.Thermal fitting model of a double-channel HSD in PowerSSO-16	Figure 45.		
Figure 47. Thermal fitting model of a double-channel HSD in PowerSSO-16	0		
	Figure 47.		
Figure 48. Power550-16 package dimensions	Figure 48.	PowerSSO-16 package dimensions	



1 Block diagram and pin description




Figure 1. Block diagram

Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT _{0,1}	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT _{0,1}	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL _{0,1}	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart. mode







Table 2. Suggested connections for unused and not connected pins


Connection / pin	MultiSense	N.C.	Output	Input	S <u>En, SELx,</u> FaultRST
Floating	Not allowed	X ⁽¹⁾	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

1. X: do not care.



2 Electrical specification





Note:

 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	38	V
-V _{CC}	Reverse DC supply voltage	0.3	v
V _{ССРК}	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40V; R _L = 4 Ω)	40	V
V _{CCJS}	Maximum jump start voltage for single pulse short circuit protection	28	V
-I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	OUTPUT _{0,1} DC output current	Internally limited	А
-I _{OUT}	Reverse DC output current	17	A
I _{IN}	INPUT _{0,1} DC input current		
I _{SEn}	SEn DC input current	1 to 10	
I _{SEL}	SEL _{0,1} DC input current	-1 to 10	mA
I _{FR}	FaultRST DC input current		
V _{FR}	FaultRST DC input voltage	7.5	V

Table 3	. Absolute	maximum	ratings
---------	------------	---------	---------



Symbol	Parameter	Value	Unit	
I _{SENSE}	MultiSense pin DC output current ($V_{GND} = V_{CC}$ and $V_{SENSE} < 0 V$)	10	mA	
	MultiSense pin DC output current in reverse ($V_{CC} < 0 V$)	-20		
E _{MAX}	Maximum switching energy (single pulse) (T _{DEMAG} = 0.4 ms; T _{jstart} = 150 °C)	64	mJ	
V _{ESD}	Electrostatic discharge (JEDEC 22A-114F) – INPUT _{0,1} – MultiSense – SEn, SEL _{0,1} , FaultRST – OUTPUT _{0,1} – V _{CC}	4000 2000 4000 4000 4000	V V V V	
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V	
Тj	Junction operating temperature	-40 to 150	°C	
T _{stg}	Storage temperature	-55 to 150	7	

Table 3.	Absolute	maximum	ratings	(continued)	١
	Absolute	maximum	ratings	loonunaca	,

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Typ. value	Unit
R _{thj-board}	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) $^{(1)(2)}$	4.9	
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-5) $^{(1)(3)}$	55.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-7) ⁽¹⁾⁽²⁾	21.5	

1. One channel ON.

2. Device mounted on four-layers 2s2p PCB

3. Device mounted on two-layers 2s0p PCB with 2 \mbox{cm}^2 heatsink copper trace



2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise specified.

All typical values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4	13	28	
V _{USD}	Undervoltage shutdown				4	
V _{USDReset}	Undervoltage shutdown reset				5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.3		
		I _{OUT} = 3 A; T _j = 25°C		22		
R _{ON}	On-state resistance ⁽¹⁾	I _{OUT} = 3 A; T _j = 150°C		44	mΩ	
		$I_{OUT} = 3 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25^{\circ}\text{C}$			30	
V		I _S = 20 mA; 25°C < T _j < 150°C	41	46	52	V
V _{clamp}	Clamp voltage	$I_{\rm S} = 20 \text{ mA}; T_{\rm j} = -40^{\circ} \text{C}$	38			V
		$V_{CC} = 13 V;$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 V;$ $V_{SEL0,1} = 0 V; T_j = 25^{\circ}C$			0.5	μA
I _{STBY}	Supply current in standby at V_{CC} = 13 $V^{(2)}$				0.5	μA
		$V_{CC} = 13 V;$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 V;$ $V_{SEL0,1} = 0 V; T_j = 125^{\circ}C$	/ _{SEn} = 0 V; 3	μ		
t _{D_STBY}	Standby mode blanking time	$V_{CC} = 13 V$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEL0,1} = 0 V;$ $V_{SEn} = 5 V to 0 V$	60	300	550	μs
I _{S(ON)}	Supply current			5	8	mA
I _{GND(ON)}	Control stage current consumption in ON state. All channels active.				12	mA
	Off-state output current at	$V_{IN} = V_{OUT} = 0 V; V_{CC} = 13 V;$ $T_j = 25^{\circ}C$	0	0.01	0.5	
I _{L(off)}	$V_{CC} = 13 V^{(1)}$	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		3	μA
V _F	Output - V _{CC} diode voltage ⁽¹⁾	I _{OUT} = -3 A; T _j = 150°C			0.7	V

Tal	ble	5.	Po	wer	sec	tion
		σ.			200	

1. For each channel

2. PowerMOS leakage included.

3. Parameter specified by design; not subject to production test.



				-	-	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} ⁽¹⁾	Turn-on delay time at $T_j = 25 \text{ °C}$	R _I = 4.3 Ω	10	60	120	
t _{d(off)} ⁽¹⁾	Turn-off delay time at T _j = 25 °C	NL = 4.3 22	10	40	100	μs
(dV _{OUT} /dt) _{on} ⁽¹⁾	Turn-on voltage slope at $T_j = 25 \text{ °C}$	R ₁ = 4.3 Ω	0.1	0.36	0.7	V/µs
(dV _{OUT} /dt) _{off} ⁽¹⁾	Turn-off voltage slope at T _j = 25 °C	NL = 4.5 22	0.1	0.36	0.7	v/µs
W _{ON}	Switching energy losses at turn-on (t_{won})	R _L = 4.3 Ω	_	0.38	0.49 ⁽²⁾	mJ
W _{OFF}	Switching energy losses at turn-off (t_{woff})	R _L = 4.3 Ω	_	0.39	0.54 ⁽²⁾	mJ
t _{SKEW} ⁽¹⁾	Differential Pulse skew (t _{PHL} - t _{PLH})	R _L = 4.3 Ω	-75	-25	25	μs

Table 6. Switching (V_{CC} = 13 V; -40°C < T_j < 150°C, unless otherwise specified)

1. See Figure 6: Switching time and Pulse skew.

2. Parameter guaranteed by design and characterization; not subject to production test.

Table 7. Logic inputs (7 $v < v_{CC} < 28 v$; -40°C < 1 _j < 150°C)								
Parameter	Test conditions	Min.	Тур.	Max.	Unit			
naracteristics								
Input low level voltage				0.9	V			
Low level input current	V _{IN} = 0.9 V	1			μA			
Input high level voltage		2.1			V			
High level input current	V _{IN} = 2.1 V			10	μA			
Input hysteresis voltage		0.2			V			
Innut elemp veltage	I _{IN} = 1 mA	5.3		7.2	v			
Input clamp voltage	I _{IN} = -1 mA		-0.7					
haracteristics	i	•	•		•			
Input low level voltage				0.9	V			
Low level input current	V _{IN} = 0.9 V	1			μA			
Input high level voltage		2.1			V			
High level input current	V _{IN} = 2.1 V			10	μA			
Input hysteresis voltage		0.2			V			
Input clamp voltage	I _{IN} = 1 mA	5.3		7.5	v			
	I _{IN} = -1 mA		-0.7		v			
acteristics (7 V < V _{CC} < 18 V)								
Input low level voltage				0.9	V			
Low level input current	V _{IN} = 0.9 V	1			μA			
	Parameter Parameter Parameter Parameter Parameter Parameter Parameter Input low level voltage Low level input current Input clamp voltage Input low level voltage Input low level voltage Input high level voltage High level input current Input high level voltage High level input current Input hysteresis voltage Input clamp voltage Input clamp voltage Input clamp voltage Input clamp voltage Input low level voltage	ParameterTest conditionsmaracteristicsInput low level voltageLow level input current $V_{IN} = 0.9 V$ Input high level voltageInput high level voltageHigh level input current $V_{IN} = 2.1 V$ Input hysteresis voltageInput hysteresis voltageInput clamp voltageInput clamp voltageLow level input current $V_{IN} = 1 \text{ mA}$ Input low level voltageInput low level voltageLow level input current $V_{IN} = 0.9 V$ Input high level voltageInput high level voltageHigh level input current $V_{IN} = 2.1 V$ Input high level voltageInput high level voltageHigh level input current $V_{IN} = 2.1 V$ Input high level voltageInput high level voltageHigh level input current $V_{IN} = 2.1 V$ Input damp voltageInput high level voltageInput low level voltageInput high level voltageInput clamp voltageInput high level voltageInput low level voltageInput low level voltageInput low level voltageInput low level voltage	ParameterTest conditionsMin.maracteristicsInput low level voltageInput low level voltageInput high level voltageInput high level voltageLow level input current $V_{IN} = 0.9 \vee$ 1Input high level voltage2.1High level input current $V_{IN} = 2.1 \vee$ Input hysteresis voltage0.2Input clamp voltage1Input low level voltage0.2Input low level voltage0.2Input low level voltage1Low level input current $V_{IN} = 1 \text{ mA}$ Input low level voltage2.1Input high level voltage2.1Input high level voltage2.1Input high level voltage0.2Input high level voltage0.2Input clamp voltage0.2Input clamp voltage0.2Input clamp voltage0.2Input clamp voltage0.2Input low level voltage1Input low level voltage<	ParameterTest conditionsMin.Typ.maracteristicsInput low level voltageImput low level voltageImput low level voltageImput low level voltageLow level input current $V_{IN} = 0.9 V$ 1Imput low level voltage1Input high level voltage2.111High level input current $V_{IN} = 2.1 V$ 1Input hysteresis voltage0.21Input clamp voltage11Input low level voltage0.2Input low level voltage1Low level input current $V_{IN} = 0.9 V$ 1Input high level voltage2.1High level input current $V_{IN} = 0.9 V$ 1Input high level voltage0.2Input high level voltage0.2Input clamp voltage0.2Input clamp voltage0.2Input clamp voltage0.2Input clamp voltage0.2Input low level voltage0.7acteristics (7 V < V _{CC} < 18 V)	ParameterTest conditionsMin.Typ.Max.maracteristicsInput low level voltage0.90.9Low level input current $V_{IN} = 0.9 V$ 11Input high level voltage2.110High level input current $V_{IN} = 2.1 V$ 10Input hysteresis voltage0.21Input clamp voltage $I_{IN} = 1 \text{ mA}$ 5.37.2Input low level voltage $I_{IN} = -1 \text{ mA}$ -0.7haracteristicsInput low level voltage $0.9 V$ 1Input high level voltage $0.9 V$ 1Input high level voltage $0.9 V$ 1Input high level voltage $0.1 V_{IN} = 0.9 V$ 1Input high level voltage 0.2 10Input clamp voltage 0.2 10Input clamp voltage $1_{IN} = 1 \text{ mA}$ 5.37.5Input low level voltage 0.2 0.7 racteristics (7 V < V_{CC} < 18 V)			

Table 7. Logic Inputs (7 V < V_{CC} < 28 V; -40°C < T_i < 150°C)



Table 7. Logic inputs (7 $\vee < \nu_{CC} < 20$ \vee , =40 C < 1 \leq 150 C) (continued)								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V _{SELH}	Input high level voltage		2.1			V		
I _{SELH}	High level input current	V _{IN} = 2.1 V			10	μA		
V _{SEL(hyst)}	Input hysteresis voltage		0.2			V		
V	Input dome voltage	I _{IN} = 1 mA	5.3		7.2	V		
V _{SELCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		v		
SEn charact	teristics (7 V < V _{CC} < 18 V)							
V _{SEnL}	Input low level voltage				0.9	V		
I _{SEnL}	Low level input current	V _{IN} = 0.9 V	1			μA		
V _{SEnH}	Input high level voltage		2.1			V		
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA		
V _{SEn(hyst)}	Input hysteresis voltage		0.2			V		
V		I _{IN} = 1 mA	5.3		7.2	V		
V _{SEnCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		v		

Table 7. Logic Inputs (7 V < V_{CC} < 28 V; -40°C < T_i < 150°C) (continued)

Table 8. Protections (7 V < V_{CC} < 18 V; -40°C < T_j < 150°C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{LIMH}	DC short circuit current	V _{CC} = 13 V	45	63	90	
		$4 \text{ V} < \text{V}_{\text{CC}} < 18 \text{ V}^{(1)}$				А
I _{LIML}	Short circuit current during thermal cycling	V _{CC} = 13 V; T _R < T _j < T _{TSD}		23		
T _{TSD}	Shutdown temperature		150	175	200	
T _R	Reset temperature ⁽¹⁾		T _{RS} + 1	T _{RS} + 7		
T _{RS}	Thermal reset of fault diagnostic indication	V _{FR} = 0 V; V _{SEn} = 5 V;	135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} - T _R) ⁽¹⁾			7		
ΔT_{J_SD}	Dynamic temperature	$T_j = -40^{\circ}C;$ V _{CC} = 13 V		60		к
t _{LATCH_RST}	Fault reset time for output unlatch ⁽¹⁾	$V_{FR} = 5 V to 0 V;$ $V_{SEn} = 5 V;$ $- E.g. Ch_0:$ $V_{IN0} = 5 V;$ $V_{SEL0} = 0 V;$ $V_{SEL1} = 0 V;$	3	10	20	μs



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
	V _{DEMAG} Turn-off output voltage clamp	I _{OUT} = 2 A; L = 6 mH; T _j = -40°C	V _{CC} - 38			V			
V _{DEMAG}		$I_{OUT} = 2 \text{ A};$ L = 6 mH; T _j = 25°C to 150°C	V _{CC} - 41	V _{CC} - 46	V _{CC} - 52	V			
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.5 A		20		mV			

Table 8. Protections (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C) (continued)

1. Parameter guaranteed by design and characterization; not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Verver ev	MultiSense clamp	V _{SEn} = 0 V; I _{SENSE} = 1 mA	-17		-12	V
V _{SENSE_CL}	voltage	V _{SEn} = 0 V; I _{SENSE} = -1 mA		7		v
Current sense c	haracteristics					
K _{OL}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.01 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	1020			
$\mathrm{dK_{cal}}/\mathrm{K_{cal}}^{(1)(2)}$	Current sense ratio drift at calibration point	$ I_{OUT} = 0.01 \text{ A to } 0.05 \text{ A}; \\ I_{cal} = 30 \text{ mA}; \text{ V}_{SENSE} = 0.5 \text{ V}; \\ V_{SEn} = 5 \text{ V} $	-30		30	%
K _{LED}	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.1 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	1800	3450	5100	
$dK_{LED}/K_{LED}^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.1 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-25		25	%
κ _o	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.5 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	2120	3020	3915	
dK ₀ /K ₀ ⁽¹⁾⁽²⁾	Current sense ratio drift	$I_{OUT} = 0.5 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-20		20	%
K ₁	I _{OUT} /I _{SENSE}	$I_{OUT} = 1 \text{ A}; \text{ V}_{SENSE} = 4 \text{ V};$ $\text{V}_{SEn} = 5 \text{ V}$	2060	2875	3690	
dK ₁ /K ₁ ⁽¹⁾⁽²⁾	Current sense ratio drift	I_{OUT} = 1 A; V_{SENSE} = 4 V; V_{SEn} = 5 V	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 3 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	2340	2755	3170	
dK ₂ /K ₂ ⁽¹⁾⁽²⁾	Current sense ratio drift	$I_{OUT} = 3 \text{ A}; \text{ V}_{SENSE} = 4 \text{ V};$ $\text{V}_{SEn} = 5 \text{ V}$	-6		6	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} = 9 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	2550	2740	2950	
dK ₃ /K ₃ ⁽¹⁾⁽²⁾	Current sense ratio drift	I _{OUT} = 9 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-5		5	%



Symbol	Parameter	Test conditions	Min.	Тур.		Unit
		Calibration point: $I_{cal} = 2.4 \text{ A}$; $T_j = 25^{\circ}\text{C}$; $V_{CC} = 13 \text{ V}$				
dK/K _(tot) ⁽¹⁾⁽³⁾	Current sense ratio drift for single point calibration	I _{OUT} = 0.5 A I _{OUT} = 1.5 A I _{OUT} = 2.0 A I _{OUT} = 2.4 A	-30 -13 -7 -6		30 13 7 6	% % %
		$I_{OUT} = 3.0 \text{ A}$ $I_{OUT} = 4.0 \text{ A}$	-7 -8		7 8	% %
		MultiSense disabled: V _{SEn} = 0 V	0		0.5	
		MultiSense disabled: -1 V < V _{SENSE} < 5 V ⁽¹⁾	-0.5		0.5	
	MultiSense leakage I _{SENSE0} current	$\label{eq:selected} \begin{split} & \text{MultiSense enabled:} \\ & \text{V}_{\text{SEn}} = 5 \text{ V; All channels ON;} \\ & \text{I}_{\text{OUTX}} = 0 \text{ A; Ch}_{\text{X}} \text{ diagnostic} \\ & \text{selected;} \\ & - \text{ E.g. Ch}_{0}\text{:} \\ & \text{V}_{\text{IN0}} = 5 \text{ V; V}_{\text{IN1}} = 5 \text{ V;} \\ & \text{V}_{\text{SEL0}} = 0 \text{ V; V}_{\text{SEL1}} = 0 \text{ V;} \\ & \text{I}_{\text{OUT0}} = 0 \text{ A; I}_{\text{OUT1}} = 3 \text{ A} \end{split}$	0		2	μΑ
		$\label{eq:second} \begin{split} & \text{MultiSense enabled:} \\ & \text{V}_{\text{SEn}} = 5 \text{ V; } \text{Ch}_{\text{X}} \text{ OFF; } \text{Ch}_{\text{X}} \\ & \text{diagnostic selected:} \\ & - \text{ E.g. Ch}_0\text{:} \\ & \text{V}_{\text{IN0}} = 0 \text{ V; } \text{V}_{\text{IN1}} = 5 \text{ V;} \\ & \text{V}_{\text{SEL0}} = 0 \text{ V; } \text{V}_{\text{SEL1}} = 0 \text{ V;} \\ & \text{I}_{\text{OUT1}} = 3 \text{ A} \end{split}$	0		2	
V _{OUT_MSD} ⁽¹⁾	Output Voltage for MultiSense shutdown	$\begin{split} & V_{SEn} = 5 \; V; \; R_{SENSE} = 2.7 \; k\Omega \\ & - \; E.g. \; Ch_0; \\ & V_{IN0} = 5 \; V; \; V_{SEL0} = 0 \; V; \\ & V_{SEL1} = 0 \; V; \; I_{OUT0} = 3 \; A \end{split}$		5		V
V _{SENSE_SAT}	Multisense saturation voltage	$\begin{split} V_{CC} &= 7 \text{ V}; \text{R}_{\text{SENSE}} = 2.7 \text{k}\Omega; \\ V_{\text{SEn}} &= 5 \text{V}; \text{V}_{\text{IN0}} = 5 \text{V}; \\ V_{\text{SEL0}} &= 0 \text{V}; \text{V}_{\text{SEL1}} = 0 \text{V}; \\ I_{\text{OUT0}} &= 9 \text{A}; \text{T}_{\text{j}} = 150^{\circ}\text{C} \end{split}$	5			V
I _{SENSE_SAT} ⁽¹⁾	CS saturation current		4			mA
I _{OUT_SAT} ⁽¹⁾	Output saturation current		11.5			A



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
OFF-state diagn	ostic					
V _{OL}	OFF-state open-load voltage detection threshold	$V_{SEn} = 5 \text{ V}; \text{ Ch}_X \text{ OFF};$ Ch _X diagnostic selected - E.g: Ch ₀ V _{IN0} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V;	2	3	4	V
I _{L(off2)}	OFF-state output sink current	$V_{IN} = 0 V; V_{OUT} = V_{OL};$ $T_j = -40^{\circ}C \text{ to } 125^{\circ}C$	-100		-15	μA
^t dstkon	OFF-state diagnostic delay time from falling edge of INPUT (see <i>Figure 9</i>)	$\begin{split} & V_{SEn} = 5 \text{ V; } Ch_X \text{ ON to OFF} \\ & \text{transition;} \\ & Ch_X \text{ diagnostic selected} \\ & - \text{ E.g: } Ch_0 \\ & V_{IN0} = 5 \text{ V to 0 V;} \\ & V_{SEL0} = 0 \text{ V; } V_{SEL1} = 0 \text{ V;} \\ & V_{OUT0} = 0 \text{ A; } V_{OUT} = 4 \text{ V} \end{split}$	100	350	700	μs
t _{D_OL_V}	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn				60	μs
t _{D_VOL}	OFF-state diagnostic delay time from rising edge of V _{OUT}	$ \begin{array}{l} V_{SEn} = 5 \; V; \; Ch_{X} \; OFF; \\ Ch_{X} \; diagnostic \; selected \\ - \; E.g. \; Ch_{0} \\ V_{IN0} = 0 \; V; \; V_{SEL0} = 0 \; V; \\ V_{SEL1} = 0 \; V; \; V_{OUT} = 0 \; V \; to \\ 4 \; V \end{array} $		5	30	μs
Chip temperatur	re analog feedback					
		$ \begin{aligned} & V_{SEn} = 5 \; V; \; V_{SEL0} = 0 \; V; \\ & V_{SEL1} = 5 \; V; \; V_{IN0,1} = 0 \; V; \\ & R_{SENSE} = 1 \; k\Omega; \; T_j = -40^\circ C \end{aligned} $	2.325	2.41	2.495	V
V _{SENSE_TC}	MultiSense output voltage proportional to chip temperature		1.985	2.07	2.155	V
			1.435	1.52	1.605	V
$\mathrm{dV}_{\mathrm{SENSE}_\mathrm{TC}}/\mathrm{dT}$	Temperature coefficient	T _j = -40°C to 150°C		-5.5		mV/k
Transfer function		V_{SENSE_TC} (T) = V_{SENSE_TC} (T T - T ₀)	「 ₀) + d\	√ _{SENS}	E_TC/0) * Tt
V _{CC} supply volta	age analog feedback					
V _{SENSE_VCC}	MultiSense output voltage proportional to V _{CC} supply voltage		3.16	3.23	3.3	V
Transfer function	(4)	$V_{SENSE_VCC} = V_{CC} / 4$				

Table 9. MultiSense (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C) (continued)



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Fault diagnostic feedback (see <i>Table 10</i>)							
V _{SENSEH}	MultiSense output voltage in fault condition	$\begin{split} & V_{\text{CC}} = 13 \; V; \; R_{\text{SENSE}} = 1 \; k\Omega \\ & - \; E.g: \; Ch_0 \; \text{in open load} \\ & V_{\text{IN0}} = 0 \; V; \; V_{\text{SEn}} = 5 \; V; \\ & V_{\text{SEL0}} = 0 \; V; \; V_{\text{SE1}} = 0 \; V; \\ & I_{\text{OUT0}} = 0 \; A; \; V_{\text{OUT}} = 4 \; V \end{split}$	5		6.6	V	
ISENSEH	MultiSense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V	7	20	30	mA	
MultiSense tim	ings (current sense mode	- see <i>Figure 7</i>)					
t _{DSENSE1H}	Current sense settling time from rising edge of SEn	$V_{\text{IN}} = 5 \text{ V}; V_{\text{SEn}} = 0 \text{ V to } 5 \text{ V};$ $R_{\text{SENSE}} = 1 \text{ k}\Omega; R_{\text{L}} = 4.3 \Omega$			60	μs	
t _{DSENSE1L}	Current sense disable delay time from falling edge of SEn			5	20	μs	
t _{DSENSE2H}	Current sense settling time from rising edge of INPUT			100	250	μs	
$\Delta t_{DSENSE2H}$	Current sense settling time from rising edge of I _{OUT} (dynamic response to a step change of I _{OUT})				100	μs	
t _{DSENSE2L}	Current sense turn-off delay time from falling edge of INPUT	$V_{\text{IN}} = 5 \text{ V to } 0 \text{ V; } V_{\text{SEn}} = 5 \text{ V;}$ R _{SENSE} = 1 k Ω ; R _L = 4.3 Ω		50	250	μs	
MultiSense tim	ings (chip temperature se	nse mode - see <i>Figure 8</i>)					
t _{DSENSE3H}	V _{SENSE_TC} settling time from rising edge of SEn				60	μs	
t _{DSENSE3L}	V _{SENSE_TC} disable delay time from falling edge of SEn				20	μs	
MultiSense timings (V _{CC} voltage sense mode - see <i>Figure 8</i>)							
t _{DSENSE4H}	V _{SENSE_VCC} settling time from rising edge of SEn				60	μs	
t _{DSENSE4L}	V _{SENSE_VCC} disable delay time from falling edge of SEn	$V_{SEn} = 5$ V to 0 V; $V_{SEL0} = 5$ V; $V_{SEL1} = 5$ V; $R_{SENSE} = 1$ kΩ			20	μs	

Table 9. MultiSense (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C) (continued)



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
MultiSense timings (Multiplexer transition times) ⁽⁵⁾							
t _{D_XtoY}	MultiSense transition delay from Ch_X to Ch_Y				20	μs	
^t D_CStoTC	MultiSense transition delay from current sense to T _C sense	$\begin{split} & V_{IN0} = 5 \; V; \; V_{SEn} = 5 \; V; \\ & V_{SEL0} = 0 \; V; \; V_{SEL1} = 0 \; V \; to \\ & 5 \; V; \; I_{OUT0} = 1.5 \; A; \\ & R_{SENSE} = 1 \; k\Omega \end{split}$			60	μs	
t _{D_TCto} CS	MultiSense transition delay from T _C sense to current sense				20	μs	
t _{D_CStoVCC}	MultiSense transition delay from current sense to V_{CC} sense				60	μs	
t _{D_VCCto} cs	MultiSense transition delay from V _{CC} sense to current sense				20	μs	
^t D_TCtoVCC	MultiSense transition delay from T_C sense to V_{CC} sense				20	μs	
^t D_VCCtoTC	MultiSense transition delay from V_{CC} sense to T_{C} sense				20	μs	
^t D_CStoVSENSEH	MultiSense transition delay from stable current sense on Ch_X to V_{SENSEH} on Ch_Y	$ \begin{split} &V_{IN0} = 5 \; V; \; V_{IN1} = 0 \; V; \\ &V_{SEn} = 5 \; V; \; V_{SEL1} = 0 \; V; \\ &V_{SEL0} = 0 \; V \; to \; 5 \; V; \\ &I_{OUT0} = 3 \; A; \; V_{OUT1} = 4 \; V; \\ &R_{SENSE} = 1 \; k\Omega \end{split} $			20	μs	

1. Parameter guaranteed by design and characterization; not subject to production test.

2. All values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

3. Total current drift over -40 °C to 150 °C, V_{CC}: 7 V to 18 V and output current variation, respect to a calibration point measured at $T_j = 25$ °C and V_{CC} = 13 V.

4. V_{CC} sensing and T_C sensing are referred to GND potential.

5. Transition delay are measured up to +/- 10% of final conditions.







Figure 4. I_{OUT}/I_{SENSE} versus I_{OUT}










Figure 6. Switching time and Pulse skew




Figure 7. MultiSense timings (current sense mode)







Figure 8. Multisense timings (chip temperature and V_{CC} sense mode)

Figure 9. T_{DSTKON}



5

Mode	Conditions	IN _X	FR	SEn	SEL _X	OUT _X	MultiSen se	Comments	
Stand by	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption	
		L	Х			L			
Normal	Nominal load connected;	Н	L	-	Refer to Table 11		Refer to <i>Table 11</i>	Outputs configured for auto-restart	
	T _j < 150 °C	Н	Н			Н		Outputs configured for Latch-off	
	Overload or	L	Х			L	Refer to <i>Table 11</i>		
Overload	short to GND causing: T _j > T _{TSD} or	Н	L	Refer to <i>Table 11</i>		H		Н	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j_SD}$	Н	Н			L		Output latches-off	
Undervoltage	V _{CC} < V _{USD} (falling)	х	х	х	х	L L	Hi-Z Hi-Z	Re-start when V _{CC} > V _{USD} + V _{USDhyst} (rising)	
OFF-state	Short to V _{CC}	L	Х	Refer to	Refer to	Refer to		Refer to	
diagnostics	Open-load	L	Х	Tab	Table 11		Table 11	External pull-up	
Negative output voltage	Inductive loads turn-off	L	Х	-	er to ble 11	< 0 V	Refer to <i>Table 11</i>		

Table 10. Truth table

				MultiSense output				
SEn SEL ₁ SEL ₀	SEL ₀	MUXchannel	Nomal mode O	Overload	OFF-state diag. ⁽¹⁾	Negative output		
L	Х	Х		Hi-Z				
н	L	L	Channel 0 diagnostic	I _{SENSE} = 1/K * I _{OUT0}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z	
н	L	н	Channel 1 diagnostic	I _{SENSE} = 1/K * I _{OUT1}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z	
Н	Н	L	T _{CHIP} Sense	V _{SENSE} = V _{SENSE_TC}				
Н	Н	Н	V_{CC} Sense	V _{SENSE} = V _{SENSE_VCC}				

1. In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; $IN_0 = 0$; $OUT_0 = L$ (latched); MUX channel = channel 0 diagnostic; Mutisense = 0 Example 2: FR = 1; $IN_0 = 0$; $OUT_0 = latched$, $V_{OUT0} > V_{OL}$; MUX channel = channel 0 diagnostic; Mutisense = V_{SENSEH}



2.4 Waveforms





Figure 10. Latch functionality - behavior in hard short circuit condition ($T_{AMB} \ll T_{TSD}$)

Figure 11. Latch functionality - behavior in hard short circuit condition










Figure 12. Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)

Figure 13. Standby mode activation










24/48




2.5 Electrical characteristics curves




















DocID018795 Rev 10




26/48











28/48



3 Protections

3.1 **Power limitation**

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (see *Table 8*, FaultRST = Low) or remains off (FaultRST = High).

3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH}, by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG} (see *Table 8*), allowing the inductor energy to be dissipated without damaging the device.



4 Application information




Figure 35. Application diagram

4.1 GND protection network against reverse battery




Figure 36. Simplified internal structure

30/48



4.1.1 Diode (D_{GND}) in the ground line

A resistor (typ. R_{GND} = 4.7 k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (\approx 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in *Table 12*.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse 2011(E)	level wit functional p	se severity h Status II performance atus	Minimum number of pulses or test time	Burst cycle / pulse repetition time min max		Pulse duration and pulse generator internal impedance
	Level	U _S ⁽¹⁾	une			
1	111	-112V	500 pulses	0,5 s		2ms, 10Ω
2a	III	+55V	500 pulses	0,2 s	5 s	50μs, 2Ω
3a	IV	-220V	1h	90 ms	100 ms	0.1µs, 50Ω
3b	IV	+150V	1h	90 ms	100 ms	0.1µs, 50Ω
4 ⁽²⁾	IV	-7V	1 pulse			100ms, 0.01Ω
Load dump according to ISO 16750-2:2010						
Test B ⁽³⁾		40V	5 pulse	1 min		400ms, 2Ω

Table 12. ISO 7637-2 - electrical transient conduction along supply line

1. U_S is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

2. Test pulse from ISO 7637-2:2004(E).

3. With 40 V external suppressor referred to ground (-40°C < T_i < 150°C).



4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins to latch-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

 $V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = -150 V; $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$

7.5 k $\Omega \le R_{prot} \le 140$ k Ω .

Recommended values: $R_{prot} = 15 \text{ k}\Omega$

4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (Multisense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V_{CC} monitor: voltage propotional to V_{CC}
- T_{CASE}: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *Table 11*.






Figure 37. Multisense and diagnostic – block diagram



4.4.1 Principle of Multisense signal generation




Figure 38. Multisense block diagram

Current monitor

When current mode is selected in the Multisense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage V_{SENSEH}

The current delivered by the current sense circuit, I_{SENSE} , can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE} , allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), $V_{\mbox{SENSE}}$ calculation can be done using simple equations

Current provided by Multisense output: $I_{SENSE} = I_{OUT}/K$

Voltage on R_{SENSE} : $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$



Where :

- V_{SENSE} is voltage measurable on R_{SENSE} resistor
- I_{SENSE} is current provided from Multisense pin in current output mode
- I_{OUT} is current flowing through output
- K factor represent the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between I_{OUT} and I_{SENSE}.

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the Multisense pin which is switched to a "current limited" voltage source, V_{SENSEH} (see *Table 9*).

In any case, the current sourced by the Multisense in this condition is limited to I_{SENSEH} (see *Table 9*).

The typical behavior in case of overload or hard short circuit is shown in *Figure 10*, *Figure 11* and *Figure 12*.




Figure 39. Analogue HSD – open-load detection in off-state






Figure 40. Open-load / short to V_{CC} condition

Table 13. Multisense pin levels in off-state

Condition	Output	Multisense	SEn			
		Hi-Z	L			
Open-load	V _{OUT} > V _{OL}	V _{SENSEH}	L H L H L H			
Open-ioad		Hi-Z	L			
	V _{OUT} < V _{OL}	0	Н			
Short to V _{CC}	Vere S Ver	Hi-Z	L H L			
	$V_{OUT} > V_{OL}$	V _{SENSEH}	Н			
Nominal	Variation	Hi-Z	L			
	V _{OUT} < V _{OL}	0	L H L H L			


4.4.2 T_{CASE} and V_{CC} monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because of a voltage shift is generated between device GND and the microcontroller input GND reference.

Figure 41 shows link between V_{MEASURED} and real V_{SENSE} signal.







V_{CC} monitor

Battery monitoring channel provides $V_{SENSE} = V_{CC} / 4$.

Case temperature monitor

Case temperature monitor is capable to provide information about actual device temperature. Since diode is used for temperature sensing, following equation describe link between temperature and output V_{SENSE} level:

 $V_{\text{SENSE_TC}}(T) = V_{\text{SENSE_TC}}(T_0) + dV_{\text{SENSE_TC}} / dT * (T - T_0)$

where $dV_{SENSE TC} / dT \sim typically -5.5 mV/K$ (for temperature range (-40°C to +150°C).

4.4.3 Short to V_{CC} and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.


 R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with to following equation:


Equation 2

$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min} @ 4V}$$



Maximum demagnetization energy ($V_{CC} = 16 V$) 4.5





Note:

Values are generated with $R_L = 0 \Omega$. In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.



5 Package and PCB thermal data

5.1 PowerSSO-16 thermal data




Figure 44. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 14. PCB properties

Dimension	Value
Board finish thickness	0.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²







Figure 45. R_{thj-amb} vs PCB copper area in open box free air condition (one channel on)

Figure 46. PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)



Equation 3: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1-\delta)$$

where $\delta = t_P/T$






Figure 47. Thermal fitting model of a double-channel HSD in PowerSSO-16

Note:

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Area/island (cm ²)	Footprint	2	8	4L
R1 = R7 (°C/W)	0.25			
R2 = R8 (°C/W)	2			
R3 (°C/W)	7	7	7	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 = C7 (W.s/°C)	0.001			
C2 = C8 (W.s/°C)	0.025			
C3 (W.s/°C)	0.1			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

Table 15. Thermal parameters



6 Package information

6.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK[®] is an ST trademark.

6.2 PowerSSO-16 package information




Figure 48. PowerSSO-16 package dimensions





	Table 16. PowerSS	D-16 mechanical data				
Symbol	Millimeters					
Symbol	Min.	Тур.	Max.			
Θ	0°		8°			
Θ1	0°					
Θ2	5°		15°			
Θ3	5°		15°			
А			1.70			
A1	0.00		0.10			
A2	1.10		1.60			
b	0.20		0.30			
b1	0.20	0.25	0.28			
С	0.19		0.25			
c1	0.19	0.20	0.23			
D		4.90 BSC				
D1	3.60		4.20			
е		0.50 BSC				
E		6.00 BSC				
E1		3.90 BSC				
E2	1.90		2.50			
h	0.25		0.50			
L	0.40	0.60	0.85			
L1		1.00 REF				
Ν		16				
R	0.07					
R1	0.07					
S	0.20					
	Tolerance of fo	orm and position	-			
aaa		0.10				
bbb	0.10					
CCC	0.08					
ddd	0.08					
eee	0.10					
fff		0.10				
<u>9</u> 99		0.15				

Table 16. PowerSSO-16 mechanical data



7 Order codes

Package	Order codes	
	Tube	Tape and reel
PowerSSO-16	VND7020AJ-E	VND7020AJTR-E

Table 17. Device summary

44/48



8 Revision history

Date	Revision	Changes
02-May-2011	1	Initial release.
14-Mar-2012	2	Updated Table 2: Suggested connections for unused and not connected pins Table 3: Absolute maximum ratings: $-V_{FR}$, $-I_{OUT}$: updated value $-V_{SENSE}$: removed row $-V_{ESD}$: updated parameter Table 5: Power section: $-V_{USDReset}$: added row $-I_{GND(ON)}$: added test condition $-V_{clamp}$: removed test condition $-V_{LCI,N}$: updated min, typ and max values Updated Table 6: Switching (VCC = 13 V; -40°C < Tj < 150°C): $-V_{ICL}$, V_{SELCL} , V_{SENCL} , V_{FRCL} : updated max value Table 7: Logic Inputs (7 V < VCC < 28 V; -40°C < Tj < 150°C): $-V_{ICL}$, V_{SELCL} , V_{SENCL} , V_{FRCL} : updated max value Table 8: Protections (7 V < VCC < 18 V; -40°C < Tj < 150°C): $-V_{DEMAG}$: updated min value $-t_{LATCH_{RST}}$: updated min, typ and max values Updated Table 9: MultiSense (7 V < VCC < 18 V; - 40°C < Tj < 150°C) Updated Figure 6: Switching time and Pulse skew Table 10: Truth table: updated test condition for Overload mode Updated Section 2.4: Waveforms Added following section: - Section 4.1: GND protection network against reverse battery - Section 4.2: Load dump protection - Section 4.4: Multisense - analog current sense Updated Table 15: Thermal parameters



Date	Revision	Changes
27-Jun-2012	3	Table 3: Absolute maximum ratings: - I _{SENSE} : updated parameter description - V _{ESD} : updated values Updated Table 4: Thermal data Table 5: Power section: - V _{clamp} : added test condition - I _{GND(ON)} : updated test condition Table 6: Switching (VCC = 13 V; -40°C < Tj < 150°C, unless otherwise specified):
13-Sep-2012	4	Table 8: Protections (7 V < VCC < 18 V; -40°C < Tj < 150°C): $-T_{LATCH_RST}$: added noteTable 9: MultiSense (7 V < VCC < 18 V; -40°C < Tj < 150°C):

Table 18. Revision history (continued)

46/48



Table 18. Revision history (continued)			
Date	Revision	Changes	
01-Mar-2013	5	Table 2: Suggested connections for unused and not connected pins: changed value (10kW to 15kW) of the column Input and SEn, SELx, FaultRST.Table 3: Absolute maximum ratings: changed value of -IOUT.Table 3: Absolute maximum ratings: changed value of -IOUT.Table 3: Protections (7 V < V _{CC} < 18 V; -40°C < T _j < 150°C):	
18-Sep-2013	6	Updated Disclaimer	
11-Oct-2013	7	Table 9: MultiSense (7 V < V_{CC} < 18 V; -40°C < T_j < 150°C):- dK/K _(tot) : added rowUpdated Figure 42: VND7020AJ - Maximum turn off currentversus inductance	
30-Jan-2014	8	Table 9: MultiSense (7 V < V_{CC} < 18 V; -40°C < T_j < 150°C):- dK/K _(tot) : updated test conditions and values- dK ₂ /K ₂ : updated values	
04-Jun-2014	9	Updated Section 6.2: PowerSSO-16 package information	
21-Oct-2014	10	Updated Table 16: PowerSSO-16 mechanical data	
-			

Table 18. Revision history (continued)



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

