Contents

List of tables

List of figures

1 Block diagram and pin description

Figure 1. Block diagram



Table 1. Pin function

Name	Function
V_{CC}	Battery connection.
$OUTPUT_{1,2}$	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
$INPUT_{1,2}$	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT $SENSE_{1,2}$	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

Figure 2. Configuration diagram (top view)



Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	X	X	X	X
To ground	Through 1 KΩ resistor	X	Through 22 KΩ resistor	Through 10 KΩ resistor	Through 10 KΩ resistor

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
$-V_{CC}$	Reverse DC supply voltage	0.3	V
$-I_{GND}$	DC reverse ground pin current	200	mA
I_{OUT}	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	20	A
I_{IN}	DC input current	-1 to 10	mA
I_{CSD}	DC current sense disable input current	-1 to 10	mA
$-I_{CSENSE}$	DC reverse CS pin current	200	mA
V_{CSENSE}	Current sense maximum voltage	V_{CC} - 41 to $+V_{CC}$	V

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
E_{MAX}	Maximum switching energy (single pulse) (L= 3mH; R_L=0Ω; V_{bat}=13.5V; T_{jstart}=150°C; I_{OUT} = I_{limL}*(Typ.)*)	104	mJ
V_{ESD}	Electrostatic discharge (human body model: R=1.5KΩ; C=100pF) – Input – Current sense – CS_DIS – Output – V_{CC}	 4000 2000 4000 5000 5000	 V V V V V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	- 40 to 150	°C
T_{stg}	Storage temperature	- 55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max value		Unit
		PowerSSO-12	PowerSSO-24	
$R_{thj\text{-}case}$	Thermal resistance junction-case (with one channel ON)	2.7	2.7	°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-ambient	See *Figure 36*	See *Figure 40*	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8 V<V_{CC}<28 V; -40 °C<T_j<150 °C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4.5	13	28	V
V_{USD}	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	On-state resistance(1)	I_{OUT}= 2A; T_j= 25°C			50	mΩ
		I_{OUT}= 2A; T_j= 150°C			100	
		I_{OUT}= 2A; V_{CC}= 5V; T_j= 25°C			65	
V_{clamp}	Clamp voltage	I_S= 20mA	41	46	52	V

Table 5. Power section (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_S	Supply current	Off-state; V_{CC}= 13V; T_j= 25°C; V_{IN}=V_{OUT}=V_{SENSE}=V_{CSD}=0V		2(2)	5(2)	µA
		On-state; V_{CC}= 13V; V_{IN}= 5V; I_{OUT}=0A		3	6	mA
$I_{L(off1)}$	Off-state output current (1)	V_{IN}=V_{OUT}= 0V; V_{CC}= 13V; T_j=25°C	0	0.01	3	µA
		V_{IN}=V_{OUT}= 0V; V_{CC}= 13V; T_j=125°C	0		5	
V_F	Output - V_{CC} diode voltage(1)	-I_{OUT}= 4A; T_j= 150°C			0.7	V

1. For each channel.
2. PowerMOS leakage included.

Table 6. Switching (V_{CC} = 13V; T_j = 25°C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	R_L= 6.5Ω (see *Figure 6*)		20		µs
$t_{d(off)}$	Turn-off delay time	R_L= 6.5Ω (see *Figure 6*)		45		µs
$dV_{OUT}/dt_{(on)}$	Turn-on voltage slope	R_L= 6.5Ω		See *Figure 26*		V/µs
$dV_{OUT}/dt_{(off)}$	Turn-off voltage slope	R_L= 6.5Ω		See *Figure 28*		V/µs
W_{ON}	Switching energy losses during t_{won}	R_L= 6.5Ω (see *Figure 6*)		0.15		mJ
W_{OFF}	Switching energy losses during t_{woff}	R_L= 6.5Ω (see *Figure 6*)		0.3		mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level voltage				0.9	V
I_{IL}	Low level input current	V_{IN}=0.9V	1			µA
V_{IH}	Input high level voltage		2.1			V
I_{IH}	High level input current	V_{IN}=2.1V			10	µA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	I_{IN}=1mA	5.5		7	V
		I_{IN}=-1mA		-0.7		
V_{CSDL}	CS_DIS low level voltage				0.9	V
I_{CSDL}	Low level CS_DIS current	V_{CSD}=0.9V	1			µA

Table 7. Logic inputs (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CSDH}	CS_DIS high level voltage		2.1			V
I_{CSDH}	High level CS_DIS current	V_{CSD}=2.1V			10	µA
$V_{CSD(hyst)}$	CS_DIS hysteresis voltage		0.25			V
V_{CSCL}	CS_DIS clamp voltage	I_{CSD}=1mA	5.5		7	V
		I_{CSD}=-1mA		-0.7		

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	DC short circuit current	V_{CC}=13V 5V<V_{CC}< 28V	19	27	38 38	A A
I_{limL}	Short circuit current during thermal cycling	V_{CC}= 13V T_R<T_j<T_{TSD}		7		A
T_{TSD}	Shutdown temperature		150	175	200	°C
T_R	Reset temperature		T_{RS}+1	T_{RS}+5		°C
T_{RS}	Thermal reset of status		135			°C
T_{HYST}	Thermal hysteresis (T_{TSD} -T_R)			7		°C
V_{DEMAG}	Turn-off output voltage clamp	I_{OUT}= 2A; V_{IN}=0; L=6mH	V_{CC}-41	V_{CC}-46	V_{CC}-52	V
V_{ON}	Output voltage drop limitation	I_{OUT}= 0.1A; T_j= -40°C...+150°C (see *Figure 8*)		25		mV

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K_0	I_{OUT}/I_{SENSE}	I_{OUT}= 0.05A; V_{SENSE}=0.5V;V_{CSD}=0V; T_j= -40°C...150°C	1440	2250	3630	
K_1	I_{OUT}/I_{SENSE}	I_{OUT}= 1A; V_{SENSE}=4V;V_{CSD}=0V; T_j= -40°C...150°C T_j= 25°C...150°C	1740 1750	2070 2070	2820 2562	
dK_1/K_1 (1)	Current sense ratio drift	I_{OUT}=1A; V_{SENSE}= 4V; V_{CSD}=0V; T_J= -40 °C to 150 °C	-15		15	%

Table 9. Current sense (8V<V_{CC}<18V) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K_2	I_{OUT}/I_{SENSE}	I_{OUT}= 2A; V_{SENSE}= 4V;V_{CSD}= 0V; T_j= -40°C...150°C T_j= 25°C...150°C	1900 1899	2000 2000	2395 2282	
dK_2/K_2(1)	Current sense ratio drift	I_{OUT}= 2 A; V_{SENSE}= 4 V; V_{CSD}=0V; T_J= -40 °C to 150 °C	-9		9	%
K_3	I_{OUT}/I_{SENSE}	I_{OUT}= 4A; V_{SENSE}= 4V;V_{CSD}= 0V; T_j= -40°C...150°C T_j= 25°C...150°C	1969 1950	1990 1990	2210 2153	
dK_3/K_3(1)	Current sense ratio drift	I_{OUT}= 4 A; V_{SENSE}= 4 V; V_{CSD}= 0V; T_J= -40 °C to 150 °C	-6		6	%
I_{SENSE0}	Analog sense leakage current	I_{OUT}= 0A; V_{SENSE}=0V; V_{CSD}=5V; V_{IN}=0V; T_j= -40°C...150°C V_{CSD}= 0V; V_{IN}=5V; T_j= -40°C...150°C	0 0		1 2	µA
		I_{OUT}= 2A; V_{SENSE}= 0V; V_{CSD}= 5V; V_{IN}= 5V; T_j= -40°C...150°C	0		1	
I_{OL}	Open load on-state current detection threshold	V_{IN} = 5V, 8V<V_{CC}<18V I_{SENSE}= 5 µA	4		20	mA
V_{SENSE}	Max analog sense output voltage	I_{OUT}= 4A; V_{CSD}= 0V	5			V
V_{SENSEH}	Analog sense output voltage in fault condition(2)	V_{CC}= 13V; R_{SENSE}= 3.9 KΩ		8		V
I_{SENSEH}	Analog sense output current in fault condition(2)	V_{CC}= 13V; V_{SENSE}= 5V		9		mA
$t_{DSENSE1H}$	Delay response time from falling edge of CS_DIS pin	V_{SENSE}<4V, 0.5A<Iout<4A I_{SENSE}= 90% of $I_{SENSEMAX}$ (see *Figure 4*)		40	100	µs
$t_{DSENSE1L}$	Delay response time from rising edge of CS_DIS pin	V_{SENSE}<4V, 0.5A<Iout<4A I_{SENSE}=10% of $I_{SENSEMAX}$ (see *Figure 4*)		5	20	µs
$t_{DSENSE2H}$	Delay response time from rising edge of INPUT pin	V_{SENSE}<4V, 0.5A<Iout<4A I_{SENSE}=90% of $I_{SENSEMAX}$ (see *Figure 4*)		80	250	µs

Table 9. Current sense (8V<V_{CC}<18V) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$\Delta t_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	V_{SENSE} < 4V, I_{SENSE} = 90% of $I_{SENSEMAX}$, I_{OUT} = 90% of I_{OUTMAX} I_{OUTMAX}= 2A (see *Figure 7*)			40	µs
$t_{DSENSE2L}$	Delay response time from falling edge of INPUT pin	V_{SENSE}<4V, 0.5A<Iout<4A I_{SENSE}=10% of $I_{SENSEMAX}$ (see *Figure 4*)		80	250	µs

1. Parameter guaranteed by design; it is not tested.
2. Fault condition includes: power limitation, over temperature and open load off-state detection.

Table 10. Open load detection (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{OL}	Open load off-state voltage detection threshold	V_{IN} = 0 V	2	See *Figure 5*	4	V
t_{DSTKON}	Output short circuit to V_{CC} detection delay at turn-off	See *Figure 5*	180		1200	µs
$I_{L(off2)r}$	Off-state output current at V_{OUT} = 4V	V_{IN}=0V; V_{SENSE}=0V V_{OUT} rising from 0V to 4V	-120		0	µA
$I_{L(off2)f}$	Off-state output current at V_{OUT} = 2V	V_{IN}=0V; V_{SENSE}=V_{SENSEH} V_{OUT} falling from V_{CC} to 2V	-50		90	µA
td_vol	Delay response from output rising edge to V_{SENSE} rising edge in open load	V_{OUT}= 4 V; V_{IN}= 0V V_{SENSE}= 90% of V_{SENSEH}			20	µs

Figure 4. Current sense delay characteristics



Figure 5. Open load off-state delay timing



Figure 6. Switching characteristics



Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)



Figure 8. Output voltage drop limitation



Figure 9. I_{OUT}/I_{SENSE} vs I_{OUT}



Figure 10. Maximum current sense ratio drift vs load current



Note: Parameter guaranteed by design; it is not tested.

Table 11. Truth table

Conditions	Input	Output	Sense (V_{CSD}=0V)(1)
Normal operation	L H	L H	0 Nominal
Overtemperature	L H	L L	0 V_{SENSEH}
Undervoltage	L H	L L	0 0
Overload	H H	X (no power limitation) Cycling (power limitation)	Nominal V_{SENSEH}
Short circuit to GND (power limitation)	L H	L L	0 V_{SENSEH}
Open load off-state (with external pull-up)	L	H	V_{SENSEH}
Short circuit to V_{CC} (external pull-up disconnected)	L H	H H	V_{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E) test pulse	Test levels(1)		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and Impedance
	III	IV		Min.	Max.	
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50µs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1µs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1µs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b(2)	+65V	+87V	1 pulse			400ms, 2Ω

1. The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.
2. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2: 2004E test pulse	Test level results	
	III	VI
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b(1)	C	C

1. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3)

Class	Contents
C	All functions of the device performed as designed after exposure to disturbance.
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

2.4 Waveforms

Figure 11. Normal operation



Figure 12. Overload or short to GND



Figure 13. Intermittent overload



Figure 14. Off-state open load with external circuitry



Figure 15. Short to V_{CC}



Figure 16. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves

Figure 17. Off-state output current



Figure 18. High level input current



Figure 19. Input clamp voltage



Figure 20. Input low level



Figure 21. Input high level



Figure 22. Input hysteresis voltage



Figure 23. On-state resistance vs T_{case}



Figure 24. On-state resistance vs V_{CC}



Figure 25. Undervoltage shutdown



Figure 26. Turn-on voltage slope



Figure 27. I_{LIMH} vs T_{case}



Figure 28. Turn-off voltage slope



Figure 29. CS_DIS high level voltage



Figure 30. CS_DIS clamp voltage



Figure 31. CS_DIS low level voltage



3 Application information

Figure 32. Application schematic



Note: Channel 2 has the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

1. $R_{GND} \leq 600mV / (I_{S(on)max})$
2. $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when V_{CC}<0: during reverse battery situations) is:

$P_D = (-V_{CC})^2/R_{GND}$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are on in the case of several high side drivers sharing the same R_{GND}.

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize *Section 3.1.2: Solution 2: diode (DGND) in the ground line*.

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor (R_{GND}=1kΩ) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the µC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of µC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of µC I/Os:

$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = - 100V and $I_{latchup} \geq$ 20mA; $V_{OH\mu C} \geq$ 4.5V

5kΩ ≤ R_{prot} ≤ 180kΩ

Recommended values: R_{prot} =10kΩ, C_{EXT}=10nF.

3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- **Current mirror of the load current in normal operation,** delivering a current proportional to the load one according to a know ratio $\mathbf{K_X}$.
  The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in *Table 9: Current sense (8V<V_{CC}<18V)*). The current sense accuracy depends on the output current (refer to current sense electrical

characteristics *Table 9: Current sense (8V<V_{CC}<18V)*).

- **Diagnostic flag in fault conditions**, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to):
  - Power limitation activation
  - Over-temperature
  - Short to V_{CC} in off-state
  - Open load in off-state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.

Figure 33. Current sense and diagnostic



3.4.1 Short to V_{CC} and off-state open load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

Off-state open load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU}.

It is preferable V_{PU} to be switched off during the module stand-by mode in order to avoid the overall stand-by current consumption to increase in normal conditions, i.e. when load is connected.

An external pull down resistor R_{PD} connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostic*).

R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled up by the external circuitry:

$$V_{OUT}\big|_{Pull-up\_OFF} = R_{PD} \cdot I_{L(off2)f} < V_{OL\min} = 2V$$

$R_{PD} \leq 22\ K\Omega$ is recommended.

For proper open load detection in off-state, the external pull-up resistor must be selected according to the following formula:

$$V_{OUT}\big|_{Pull-up\_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off2)r}}{R_{PU} + R_{PD}} > V_{OL\max} = 4V$$

For the values of V_{OLmin},V_{OLmax}, $I_{L(off2)r}$ and $I_{L(off2)f}$ see *Table 10: Open load detection (8V<V_{CC}<18V)*.

3.5 Maximum demagnetization energy (V_{CC} = 13.5V)

Figure 34. Maximum turn-off current versus inductance (for each channel)



Note: Values are generated with R_L =0 Ω.In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data

4.1 PowerSSO-12 thermal data

Figure 35. PowerSSO-12 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70µm (front and back side), Copper areas: from minimum pad lay-out to 8cm^2).

Figure 36. $R_{thj\text{-}amb}$ Vs. PCB copper area in open box free air condition (one channel ON)



Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse (one channel ON)



Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p / T$

Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-12 (a)



a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. Thermal parameters

Area/island (cm^2)	Footprint	2	8
R1=R7 (°C/W)	0.7		
R2=R8 (°C/W)	2.8		
R3 (°C/W)	4		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1=C7 (W.s/°C)	0.001		
C2=C8 (W.s/°C)	0.0025		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

4.2 PowerSSO-24 thermal data

Figure 39. PowerSSO-24 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70µm (front and back side), Copper areas: from minimum pad lay-out to 8cm^2).

Figure 40. $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel ON)



Figure 41. PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON)



Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1-\delta)$$

where $\delta = t_p/T$

Figure 42. Thermal fitting model of a double channel HSD in PowerSSO-24 (b)



b. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 16. Thermal parameters

Area / island (cm^2)	Footprint	2	8
R1= R7 (°C/W)	0.4		
R2= R8 (°C/W)	2		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1= C7 (W.s/°C)	0.001		
C2= C8 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

5.2 PowerSSO-12 package information

Figure 43. PowerSSO-12 package dimensions



Table 17. PowerSSO-12 mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
A	1.25		1.62
A1	0		0.1
A2	1.10		1.65
B	0.23		0.41
C	0.19		0.25
D	4.8		5.0
E	3.8		4.0
e		0.8	
H	5.8		6.2
h	0.25		0.5
L	0.4		1.27
k	0°		8°
X	1.9		2.5
Y	3.6		4.2
ddd			0.1

5.3 PowerSSO-24 package information

Figure 44. PowerSSO-24 package dimensions



Table 18. PowerSSO-24 mechanical data(1) (2)

Symbol	Millimeters		
	Min.	Typ.	Max.
A			2.45
A2	2.15		2.35
a1	0		0.1
b	0.33		0.51
c	0.23		0.32
D(3)	10.10		10.50
E(3)	7.40		7.60
e		0.8	
e3		8.8	
F		2.3	
G			0.1
H	10.1		10.5
h			0.4
k	0°		8°
L	0.55		0.85
O		1.2	
Q		0.8	
S		2.9	
T		3.65	
U		1.0	
N			10°
X	4.1		4.7
Y	6.5		7.1

1. No intrusion allowed inwards the leads.
2. Flash or bleeds on exposed die pad shall not exceed 0.5 mm per side
3. “D and E” do not include mold Flash or protusions. Mold Flash or protusions shall not exceed 0.15 mm per side

5.4 PowerSSO-12 packing information

Figure 45. PowerSSO-12 tube shipment (no suffix)



Base q.ty	100
Bulk q.ty	2000
Tube length (± 0.5)	532
A	1.85
B	6.75
C (± 0.1)	0.6

All dimensions are in mm.

Figure 46. PowerSSO-12 tape and reel shipment (suffix "TR")



REEL DIMENSIONS

Base q.ty	2500
Bulk q.ty	2500
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	12.4
N (min)	60
T (max)	18.4

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	12
Tape hole spacing	P0 (± 0.1)	4
Component spacing	P	8
Hole diameter	D (± 0.05)	1.5
Hole diameter	D1 (min)	1.5
Hole position	F (± 0.1)	5.5
Compartment depth	K (max)	4.5
Hole spacing	P1 (± 0.1)	2

All dimensions are in mm.





5.5 PowerSSO-24 packing information

Figure 47. PowerSS0-24 tube shipment (no suffix)



Base qty	49
Bulk qty	1225
Tube length (±0.5)	532
A	3.5
B	13.8
C (±0.1)	0.6

All dimensions are in mm.

Figure 48. PowerSSO-24 tape and reel shipment (suffix "TR")



REEL DIMENSIONS

Base qty	1000
Bulk qty	1000
A (max)	330
B (min)	1.5
C (±0.2)	13
F	20.2
G (+2 / -0)	24.4
N (min)	100
T (max)	30.4

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	**W**	24
Tape hole spacing	**P0 (±0.1)**	4
Component spacing	**P**	12
Hole diameter	**D (±0.05)**	1.55
Hole diameter	**D1 (min)**	1.5
Hole position	**F (±0.1)**	11.5
Compartment depth	**K (max)**	2.85
Hole spacing	**P1 (±0.1)**	2

All dimensions are in mm.







6 Order codes

Table 19. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-12	VND5E050AJ-E	VND5E050AJTR-E
PowerSSO-24	VND5E050AK-E	VND5E050AKTR-E

7 Revision history

Table 20. Document revision history

Date	Revision	Changes
01-Apr-2008	1	Initial release.
05-Mar-2009	2	Changed *Table 18: PowerSSO-24 mechanical data*
19-Jun-2009	3	*Table 18: PowerSSO-24 mechanical data*: – Changed L (min) value from 0.6 to 0.55 – Changed L (max) value from 1 to 0.85
22-Jul-2009	4	Updated *Figure 44: PowerSSO-24 package dimensions*.
19-Sep-2013	5	Updated disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com