uClamp0504A



Absolute Maximum Rating

SEMTECH

Rating	Symbol	Value	Units
Peak Pulse Power (tp = $8/20\mu s$)	P _{pk}	100	Watts
Maximum Peak Pulse Current (tp = 8/20µs)	l _{pp}	7	Amps
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	V _{pp}	+/- 20 +/- 12	kV
Lead Soldering Temperature	T	260 (10 sec.)	°C
Operating Temperature	Tj	-55 to +125	°C
Storage Temperature	T _{stg}	-55 to +150	°C


Electrical Characteristics (T=25°C)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				5	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA	6			V
Reverse Leakage Current	I _R	V _{RWM} = 5V, T=25°C			1	μA
Reverse Leakage Current	I _R	V _{RWM} = 3V, T=25°C			0.500	μA
Forward Voltage	V _F	I _F = 10mA		0.80		V
Clamping Voltage	V _c	I _{PP} = 1A, t _p = 8/20μs			9	V
Clamping Voltage	V _c	I _{pp} = 7A, t _p = 8/20μs			12	V
Junction Capacitance	C _j	Between I/O Pins and Gnd V _R = 0V, f = 1MHz		60	75	pF




Typical Characteristics


Non-Repetitive Peak Pulse Power vs. Pulse Time




Clamping Voltage vs. Peak Pulse Current




Junction Capacitance vs. Reverse Voltage




Power Derating Curve



Forward Voltage vs. Forward Current












Typical Characteristics (Con't.)


ESD Clamping (8kV Contact per IEC 61000-4-2)




(-SkV Contact per IEC 61000-4-2)

ESD Clamping

ESD Clamping (15kV air per IEC 61000-4-2)



ESD Clamping (-15kV air per IEC 61000-4-2)





Applications Information

Device Connection for Protection of Four Data Lines

These devices are designed to protect up to four unidirectional data lines. The device is connected as follows:

 Unidirectional protection of four I/O lines is achieved by connecting pins 1, 3, 4, and 6 to the data lines. Pins 2 and 5 are connected to ground. The ground connection should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces.

Circuit Board Layout Recommendations for Suppression of ESD.


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- Place the TVS near the input terminals or connectors to restrict transient coupling.
- Minimize the path length between the TVS and the protected line.
- Minimize all conductive loops including power and ground loops.
- The ESD transient return path to ground should be kept as short as possible.
- Never run critical signals near board edges.
- Use ground planes whenever possible.


Matte Tin Lead Finish

Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.





Protection of Four Unidirectional Lines




uClamp0504A



PROTECTION PRODUCTS


Typical Applications








Outline Drawing - SC-89 (SOT-666)



Land Pattern - SC-89 (SOT-666)






uClamp0504A

PROTECTION PRODUCTS

Marking Code



Ordering	Information


Part Number	Working	Device	Qty per	Reel
	Voltage	Marking	Reel	Size
uClamp0504A.TCT	5V	Н	3,000	7 Inch

MicroClamp, uClamp and μ Clamp are marks of Semtech Corporation

Note:

(1) Device is symmetrical so there is no pin 1 identifier.

Tape and Reel Specification



Contact Information

Semtech Corporation Protection Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804