Contents

1	Block	diagram and pins description	6
	1.1	Block diagram	6
2	Appli	cation diagrams	7
	2.1	Pin description	9
3	Elect	rical specifications1	2
	3.1	Absolute maximum ratings 1	2
	3.2	Thermal data 1	2
	3.3	Electrical characteristics 1	3
	3.4	Electrical characteristics typical curves 1	7
4	Opera	ation mode	21
	4.1	Standby mode	21
	4.2	Tristate mode	21
	4.3	Amplifier mode	21
5	"PLL-	-filter /enable" pin description 2	22
	5.1	Functionality	22
	5.2	Driving	22
6	Funct	tional description 2	:3
	6.1	Voltage supplies timing 2	23
	6.2	Turn-on diagnostic description 2	23
	6.3	Permanent diagnostic	25
	6.4	AC diagnostic	26
	6.5	Output DC offset detection	26
	6.6	Multiple faults	27
	6.7	Faults availability	27
	6.8	I ² C programming/reading sequence	27
	6.9	Legacy mode	28
	6.10	Thermal protection	28



2/48

	6.11	Under-voltage threshold 29
		6.11.1 Supply voltage auto-mute threshold
		6.11.2 Digital mute disabling
		6.11.3 Power-on reset threshold
	6.12	Fast mute features
7	l ² S bι	is interface
	7.1	Interface timings requirements
	7.2	Group delay
8	l ² C bu	ıs interface
	8.1	Writing procedure
	8.2	Reading procedure
	8.3	Data validity
	8.4	Start and stop conditions 35
	8.5	Byte format
	8.6	Acknowledge
9	l ² C re	gisters
	9.1	IB0-Addr:"00000"
	9.2	IB1-Addr:"00001"
	9.3	IB2-Addr:"00010"
	9.4	IB3-Addr:"00011"
	9.5	IB4-Addr:"00100"
	9.6	DB0-Addr:"10000" - Channel 1 (left front)
	9.7	DB1-Addr:"10001" - Channel 2 (left rear) 40
	9.8	DB2-Addr:"10010"" - Channel 3 (right front)
	9.9	DB3-Addr:"10011" - Channel 4 (right rear)
	9.10	DB4-Addr:"10100"
10	Packa	age information
11	Revis	ion history



List of tables

Table 1	Device summary	1
Table 2	Elexiwatt27 (vertical/SMD/horizontal) nin description	י ז
Table 3	PowerSQ36 pin description 1	í
Table 4	Absolute maximum ratings	, ,
Table 5	Thermal data	- >
Table 6	Electrical characteristics	3
Table 7.	Start-up diagnostic pulse typical timing	1
Table 8.	Multiple faults priority	7
Table 9.	System clock frequencies for common audio sampling frequencies	2
Table 10.	Example timing for tck = $1/f_{SCK}$, where f_{SCK} is stated in the Table 9	3
Table 11.	IB0-Addr:"00000"	3
Table 12.	IB1-Addr:"00001"	3
Table 13.	IB3-Addr:"00010"	7
Table 14.	IB3-Addr:"00011"	3
Table 15.	IB4-Addr:"00100"	3
Table 16.	DB0-Addr:"10000" - Channel 1 (left front))
Table 17.	DB1-Addr:"10001" - Channel 2 (left rear))
Table 18.	DB2-Addr:"10010"" - Channel 3 (right front)	1
Table 19.	DB3-Addr:"10011" - Channel 4 (right rear)	2
Table 20.	DB4-Addr:"10100"	2
Table 21.	Document revision history	7



List of figures

Figure 1.	Block diagram (Flexiwatt27)	6
Figure 2.	I ² C bus mode application diagram (TDA7801/H/SM)	7
Figure 3.	I ² C bus mode application diagram (TDA7801PD)	7
Figure 4.	Legacy mode application diagram (TDA7801/H/SM)	8
Figure 5.	Legacy mode application diagram (TDA7801PD)	8
Figure 6.	Pin connection diagrams	9
Figure 7.	Quiescent current vs. supply voltage 1	17
Figure 8.	Output power vs. supply voltage (4 Ω)	17
Figure 9.	Output power vs. supply voltage (2 Ω)	17
Figure 10.	Distortion vs. output power (4 Ω)	17
Figure 11.	Distortion vs. output power (2 Ω)	8
Figure 12.	Distortion vs. frequency (4Ω)	8
Figure 13.	Distortion vs. frequency (2Ω)	8
Figure 14.	Vo vs. Vin (Gv1-2-3-4 settings)	8
Figure 15.	Vo vs. Vin (Gv1-2-3-4 settings + 6 dB dig. gain)	8
Figure 16.	Distortion vs. output voltage (LD-Gv2) 1	8
Figure 17.	Distortion vs. output voltage (LD-Gv3) 1	9
Figure 18.	Distortion vs. output voltage (LD-Gv4) 1	9
Figure 19.	Output attenuation vs. Vs	9
Figure 20.	Crosstalk vs. frequency 1	9
Figure 21.	Supply voltage rejection vs. frequency 1	9
Figure 22.	Total power dissipation & efficiency vs. Po (4 Ω)	9
Figure 23.	Power dissipation vs. average Po (audio program simulation, 4 Ω)2	20
Figure 24.	Power dissipation vs. average Po (audio program simulation, 2 Ω)2	20
Figure 25.	ITU R-ARM frequency response, weighting filter for transient pop	20
Figure 26.	Standby driving circuit	22
Figure 27.	Turn-on diagnostic cycle. Positive and negative output behaviour	23
Figure 28.	Turn-on diag. cycle with transition in amp. mode. Positive and negative output behaviour 2	24
Figure 29.	Short to GND and short to V _s , threshold description	25
Figure 30.	Short across the speaker and open load threshold description, in amplifier mode 2	25
Figure 31.	Short across the speaker and open load threshold description, in line driver mode 2	25
Figure 32.	Thermal muting diagram	28
Figure 33.	Low voltage mute attenuation, supply voltage variation (Vs); result digital attenuation (At)2	29
Figure 34.	TDM setting	31
Figure 35.	I ² S format	31
Figure 36.	Audio data input format.	32
Figure 37.	Audio interface timing	32
Figure 38.	I ² C bus protocol description	34
Figure 39.	PowerSO36 (slug-up) mechanical data and package dimensions	13
Figure 40.	Flexiwatt27 (vertical) mechanical data and package dimensions	14
Figure 41.	Flexiwatt27 (horizontal) mechanical data and package dimensions	15
Figure 42.	Flexiwatt27 (SMD) mechanical data and package dimensions	16



1 Block diagram and pins description

1.1 Block diagram



Figure 1. Block diagram (Flexiwatt27)



2 Application diagrams



Figure 3. I²C bus mode application diagram (TDA7801PD)





57









2.1 Pin description



Figure 6. Pin connection diagrams



N°	Pin	Function
1	TAB	TAB connection (GND)
2	PII-filter / ENABLE	PII loop filter / ENABLE
3	PW_GND	Power ground channel 2
4	OUT 2- / LR-	Channel 2 (Left Rear) negative output
5	WS	Word select (I ² S bus, logic input)
6	OUT 2+ / LR+	Channel 2 (Left Rear) positive output
7	Vcc	Channel 1 and 2 positive supply
8	OUT 1- / LF-	Channel 1 (Left Front) negative output
9	PW_GND	Power ground channel 1
10	OUT 1+ / LF+	Channel 1 (Left Front) positive output
11	SCK	Serial clock (I ² S bus, logic input)
12	SD2_4	Serial data channels 2 and 4 (I ² S bus, logic input)
13	SD1_3	Serial data channels 1 and 3 (I ² S bus, logic input)
14	Dgnd	Digital ground
15	Agnd	Analog ground
16	D3V	Digital 3.3 V supply filter
17	A3V	Analog 3.3 V supply filter
18	OUT3+ / RF+	Channel 3 (right front) positive output
19	PW_GND	Power ground channel 3
20	OUT3- / RF-	Channel 3 (right front) negative output
21	Vcc	Channels 3 and 4 positive supply
22	OUT4+ / RR+	Channel 4 (right rear) positive output
23	CD/DIAG	Clip detector and diagnostic output: – Overcurrent protection intervention – Thermal warning – POR – (Open drain output)
24	OUT4-/RR-	Channel 4 (right rear) negative output
25	PW_GND	Power ground channel 4
26	I ² C Data	I ² C data/legacy mode mute
27	I ² C Clock	I ² C clock/enable legacy mode

Table 2 Flexiwatt27	(vertical/SMD/horizontal)) nin description
		pin description



Table 3	PowerSO36	pin description
---------	-----------	-----------------

N°	Pin	Function
1	TAB	TAB connection (GND)
2	CD/DIAG	Clip detector and diagnostic output: Overcurrent protection intervention Thermal warning Offset detection POR (Open drain output)
3	OUT4-	Channel 4 (right rear) negative output
4	VCC	Channels 3-4 positive supply
5	PW_GND	Power ground channel 4
6	VCC	Channels 3-4 positive supply
7	OUT4+	Channel 4 (right rear) positive output
8	I2C Data	I ² C Data / legacy mode mute
9	I2C Clock	I ² C Clock / enable legacy mode
10	I2C Address	I ² C Address
11	Pll loop filter/Enable	Pll loop filter / Enable
12	OUT2+	Channel 2 (left rear) positive output
13	VCC	Channel 1-2 positive supply
14	NC	Not connected
15	PW_GND	Power ground channel 2
16	VCC	Channel 1-2 positive supply
17	OUT2-	Channel 2 (left rear) negative output
18	WS	Word Select (I ² S bus, logic input)
19	OUT1-	Channel 1 (left front) negative output
20	NC	Not connected
21	NC	Not connected
22	PW_GND	Power ground channel 1
23	OUT1+	Channel 1 (left front) positive output
24	NC	Not connected
25	SCK	Serial clock (I ² S bus, logic input)
26	SD2_4	Serial data channels 2 and 4 (I ² S bus, logic input)
27	SD1_3	Serial data channels 1 and 3 (I ² S bus, logic input)
28	Dgnd	Digital ground
29	Agnd	Analog ground
30	D3V	Digital 3.3 V supply filter
31	A3V	Analog 3.3 V supply filter
32	OUT3+	Channel 3 (right front) positive output
33	PW_GND	Power ground channel 3
34	NC	Not connected
35	NC	Not connected
36	OUT3-	Channel 3 (right front) negative output



3 Electrical specifications

3.1 Absolute maximum ratings

Table 4.	Absolute	maximum	ratings
----------	----------	---------	---------

Symbol	Parameter	Value	Unit
V _{op}	Operating supply voltage	18	V
V _S	DC supply voltage	28	V
V _{peak1}	Peak supply voltage (for t = 50 ms)	50	V
V _{peak2}	Peak supply voltage (for t = 500 ms)	34	V
V _{i2cdata}	I ² C bus data pin voltage / legacy mode mute	20	V
V _{i2ck}	I ² C bus clock pin voltage / enable legacy mode	50	V
V _{i2s}	I ² S bus pins voltage	3.6	V
Ι _Ο	Output peak current (not repetitive t = 100 µs)	8	А
Ι _Ο	Output peak current (repetitive f > 10 Hz)	6	А
P _{tot}	Power dissipation T _{case} = 70 °C	85	W
F _s max	Maximum input sample rate	200	kHz
T _{amb}	Operative temperature range ⁽¹⁾	-40 to 105	°C
T _{stg} , T _j	Storage and junction temperature	-55 to 150	°C
C _{max}	Maximum capacitor vs. ground connected to the output	10	nF

1. A suitable heatsink/dissipation system should be used to keep T_i inside the specific limits.

3.2 Thermal data

Table 5. Thermal data

Symbol	Parameter		PowerSO36	Flexiwatt 27	Unit
R _{th j-case}	Thermal resistance junction-to-case	Max	1	1	°C/W



3.3 Electrical characteristics

Refer to the test circuit, V_S = 14.4 V; R_L = 4 Ω ; f = 1 kHz; T_{amb} = 25 °C; unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _S	Supply voltage range	-	8	-	18	V
۱ _d	Total quiescent drain current in amplifier mode	enable on amplifier mode muted	150	260	350	mA
١ _t	Total quiescent drain current in tristate mode	enable on tristate mode	30	45	60	mA
		R_L = 4 Ω; max power	41	45	-	W
		THD = 10 %	25	28	-	W
P.		THD = 1 %	20	22	-	W
10		$R_L = 2 \Omega$; max power	70	78	-	W
		R _L = 2 Ω; THD 10%	43	49	-	W
		R _L = 2 Ω; THD 1%	34	NMAX. NMAX. 8 - 18 150 260 350 30 45 60 41 45 - 25 28 - 20 22 - 70 78 - 43 49 - 34 38 - - 0.03 0.05 - 0.2 0.5 - 0.01 0.02 60 80 - 14.9 - 16.9 9.45 - 11.45 6.9 - 8.9 1.45 - 3.45 12.7 - - 6.65 - 8.35 4.9 - 3.35 -0.5 - 0.5 105 110 - 105 105 - 98 103 -	W	
		$P_O = 1 \text{ W}$ to 10 W, f=1 kHz, G_{V1}	-	0.03	0.05	%
THD	Total harmonic distortion	$P_O = 1$ W to 10 W, f=10 kHz, G_{V1}	-	0.2	0.5	%
		R _L =100 Ω, input=-10 dBFS, f=1 kHz, G _{V1,2,3,4}	-	0.01	0.02	%
C _T	Cross talk	f = 1 kHz to 10 kHz	60	80	-	dB
G _{V1}	Voltage gain 1		14.9	-	16.9	dB (Vp)
G _{V2}	Voltage gain 2	Output voltage @ -10 dBES	9.45	-	11.45	dB (Vp)
G _{V3}	Voltage gain 3		6.9	-	8.9	dB (Vp)
G _{V4}	Voltage gain 4		1.45	-	3.45	dB (Vp)
F _{SV1}	Full scale voltage G _{V1}	Output voltage @ 0 dBFS V _S =18 V; R _L = 100 Ω	12.7	-	-	Vrms
F _{SV2}	Full scale voltage G _{V2}		6.65	-	8.35	Vrms
F _{SV3}	Full scale voltage G _{V3}	Output voltage @ 0 dBFS	4.9	-	6.2	Vrms
F _{SV4}	Full scale voltage G _{V4}		2.65	-	3.35	Vrms
DG	Delta voltage gain 20 Hz – 20 kHz	P _o =1 W	-0.5	-	0.5	dB
DR	$Dynamic range$ $G_V = G_{V1}$ $G_V = G_{V2}$ $G_V = G_{V3}$ $G_V = G_{V4}$	Bw=20 Hz to 20 kHz, un weighted	105 100 100 98	110 105 105 103	-	dB



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
E _{IN}	Output noise voltage $G_V = G_{V1}$ $G_V = G_{V2}$ $G_V = G_{V3}$ $G_V = G_{V4}$	Bw =20 Hz to 20 kHz, un weighted	-	25 25 19 19	35 35 26 26	μV	
SNR	Signal to noise ratio $G_V = G_{V1}$ $G_V = G_{V2}$ $G_V = G_{V3}$ $G_V = G_{V4}$	Bw=20 Hz to 20 kHz, un weighted	111 105 105 100	115 109 109 104	-	dB	
G _B	Gain balance		-1	-	+1	dB	
SVR	Supply voltage rejection	f = 1 kHz; V _r = 1 Vpk;	50	70	-	dB	
I _{SB}	Stand-by current	V _{pin ENABLE} = 0v	-	-	10	μA	
A _M	Mute attenuation	-	80	-		dB	
V _{OS}	Offset voltage	Mute & Play	-50	-	50	mV	
		Above this voltage the device is in play	7.8	-	-	V	
VAM		Below this voltage the device is in mute	-	-	6.8	V	
V _{POWONRESET}	Supply voltage of power-on reset	-	-	4.5	5	V	
V _{OVERVOLTAGE}	Over voltage shut-down	-	18		24	V	
CD _{LK}	Clip det high Leakage current	CD off	-	0	5	μA	
CD _{SAT}	Clip det sat. voltage	CD on; I _{CD} = 1 mA	-	150	300	mV	
CD1 _{THD}	Clip det THD level 1 %	-	-	1	2	%	
CD2 _{THD}	Clip det THD level 5 %	-	3	5	7	%	
CD3 _{THD}	Clip det THD level 10 %	-	7	10	13	%	
			-	1.45	-		
			-	5.8	-		
			-	11.6	-	ms	
T _{mute}	Mute and unmute	Programmable by I ² C bus	-	23.2	-		
	commutation time	$F_s = 44.1 \text{ kHz}$	-	34.8	-		
		5	-	69.6	-		
			-	140	-		
			-	278	-		
N _{GL}	Noise gating input level	Under this level the device is in mute	-	-102	-	dB	

14/48



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
N _{GT}	Noise gating time	Fs = 44100 Hz	-	92	-	ms		
E _{IN2}	Output noise voltage GV=GV1 GV=GV2 GV=GV3 GV=GV4	Bw=20 Hz to 20 kHz, un weighted, noise gating off, No input signal	-	44.2 42 31.2 21	88 84 63 42	μV		
Turn on diagn	ostics speaker mode							
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	V		
P _{vs}	Short to V_s det. (above this limit, the output is considered in short circuit to V_S)	-	V _s – 1	-	-	V		
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	-	2	-	V _s – 2	V		
Lsc	Shorted load det.	-	-	-	0.5	Ω		
Lop	Normal load det.	-	1.65	-	25	Ω		
Lnop	Open load det.	-	75	-	-	Ω		
Td	Max diagnostic time	Input sampling frequency Fs = 44100 Hz	-	-	190	ms		
Turn on diagn	ostics booster mode							
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	V		
Pvs	Short to V_s det. (above this limit, the output is considered in short circuit to V_s)	-	V _s – 1	-	-	V		
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	-	2	-	V _s – 2	V		
Lsc	Shorted load det.	-	-	-	15	Ω		
Lop	Normal load det.	-	0.065	-	1	kΩ		
Lnop	Open load det.	-	3.5	-	-	kΩ		
AC-diagnostic								
	AC diagnostic current	IB4 – D6= '0'	250	375	500	mA		
ACTRESH	threshold	IB4 – D6= '1'	125	187	250	mA		

Table 6. Electrical characteristics (continued)



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Permanent dia	agnostics					
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	V
Pvs	Short to V_s det. (above this limit, the Output is considered in short circuit to V_s)	-	V _s – 1	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults)	-	2	-	V _s – 2	V
	Shorted load det	Speaker mode	-	-	0.5	Ω
-30		Booster mode	-	-	15	Ω
Lop	Normal load det.	Speaker mode	1.65	-	-	Ω
		Booster mode	0.065	-	-	kΩ
Vo	Offset detection	Absolute value	1.5	-	2.5	V
T _{ph}	Thermal protection junction	Gain attenuation of 60 dB	-	175	-	°C
T _{pl}	temperature	Gain attenuation of 0.5 dB	-	165	-	°C
T _{w1}	_	-	-	Tpl-10	-	°C
T _{w2}	Thermal warning junction	-	-	Tpl-27	-	°C
T _{w3}	temperature	-	-	Tpl-45	-	°C
T _{w4}		-	-	Tpl-62	-	°C
Legacy mode						
M		Gain Attenuation of 80 dB	-	-	1.2	V
VLM_MUTE	Legacy mode mute threshold	Gain Attenuation of 0.1 dB	2.6	-	-	V
V _{LM_ON}	Legacy mode threshold	Device in legacy mode	Vs-2	-	Vs	V
I _{LKG_MUTE}	Mute pin leakage	-	-5	-	+5	μA
I ² C Bus interf	ace					
f _{SCL}	Clock frequency	-	-	-	400	kHz
V _{IL}	Input low voltage	-	-	-	1.5	V
V _{IH}	Input high voltage	-	2.3	-	-	V
PII-filter /ENA	BLE pin					
V _{ILENB}	Input low voltage	-	-	-	1.5	V
V _{IHENB}	Input high voltage	-	2.3	-	-	V
I _{ILENB} ⁽¹⁾	Logic '0' output current	V _{IN} = 0.45 V	-	-	2	mA
I _{IHENB}	Logic '1' input current	V _{IN} = 2.3 V (IB0 D4=0)	-	-	2	μA
	•			•	•	

Table 6. Elect	rical characteristics	(continued)

16/48



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
l ² S pin						
V _{IL-I2S}	Input low voltage	-	-	-	0.8	V
V _{IH-I2S}	Input high voltage	-	1.3	-	-	V
IIH	Input high current except WS pin	V _I = 3.3 V	-	-	5	μΑ
I _{IL}	Input low current	V ₁ = 0 V	-	-	5	μA
I _{IH_WS}	Input high current for WS	V _I = 3.3 V	-	70	150	μA

Table 6. Electrical characteristics (continued)

1. This has to be considered the maximum current value for a short time and not the standby current.

Electrical characteristics typical curves 3.4

Figure 7. Quiescent current vs. supply voltage Figure 8. Output power vs. supply voltage (4 Ω)



Figure 9. Output power vs. supply voltage (2 Ω)







Figure 11. Distortion vs. output power (2 Ω)

Figure 12. Distortion vs. frequency (4 Ω)









Figure 15. Vo vs. Vin (Gv1-2-3-4 settings + 6 dB dig. gain)

Figure 16. Distortion vs. output voltage (LD-Gv2)



18/48



Vo (dB)

 $RL = 4 \Omega$

Po = 4 W ref

6.5

7

7.5

10

0

-10

-20

-30

-40 -50

-60 -70

-80

-90 -100

6



Figure 17. Distortion vs. output voltage (LD-Gv3)

Figure 18. Distortion vs. output voltage (LD-Gv4)



Figure 21. Supply voltage rejection vs. frequency

8

Vs (V)

Figure 22. Total power dissipation & efficiency vs. Po (4 Ω)



η (%) Ptot (W) 90 Vs = 14.4 V 80 $RL = 4 \times 4 \Omega$ η f = 1 kHz SINE 70 60 50 Ptot 40 30 20 10 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 Po (W) GAPGPS01350



Figure 23. Power dissipation vs. average Po (audio program simulation, 4 Ω)



Figure 25. ITU R-ARM frequency response, weighting filter for transient pop



Figure 24. Power dissipation vs. average Po (audio program simulation, 2 Ω)





4 Operation mode

The device has three main operation modes:

- Standby mode
- Tristate mode
- Amplifier mode

4.1 Standby mode

When the ENABLE pin is low the device is in standby-mode. The current consumption is ${\sf I}_{\text{SB}}.$

4.2 Tristate mode

When the ENABLE pin is high and the bit D7 of register DB0 is low the device is in tristatemode. In that state the amplifier outputs are "high impedance", the I^2C bus is ready to receive command.

4.3 Amplifier mode

When the ENABLE pin is high and the bit D7 of register DB0 is high the device is in amplifier-mode ready to play. To move the device in that state it is enough to write '1' on bit D7 of register IB1 from tristate-mode. Note that the device starts with all channels muted by default (see I²C registers description, *Section 9*).



5 "PLL-filter /enable" pin description

5.1 Functionality

The pin 2 has the functions to:

- ENABLE
- PLL filter

When the pin 2 is set to logic level low the TDA7801 is in standby-mode and the current consumption is ISB. The device is waked-up and put in tristate-mode setting the same pin to logic level high. In tristate-mode the TDA7801 is ready to receive I²C bus instructions. The device is set in amplifier-mode writing '1' on bit D7 of byte IB1.

In amplifier-mode the PIN2 works as PLL filter pin. The TDA7801 will place this pin to have a precise voltage value.

During the transition from amplifier-mode to standby-mode, the device will try to force the Pin2 level sourcing a current I_{ILENB} .

5.2 Driving

In *Figure 26* an applicative schematic to drive the Pin 2 is reported. In the schematic, it is supposed that the TDA7801 is interfaced with a μ P.



The R_f and C_f components are respectively resistance and capacitance of the PLL filter. The resistance R1 and diode 1N4848 allows the Pin 2 to force to logic level low and the TDA7801 to force its voltage level in amplifier-mode. During the transition amplifier-mode/standby-mode the TDA7801 tries to forces the voltage on the PLL/Enable by sourcing a current flow. Since the PLL/ENABLE pin is forced at a voltage lower than V_{ILENB} in the above described conditions, the buffer input resistance should be chosen small enough to take this effect into account.

It's important to keep the PLL-Filter ground as close as possible to digital ground in the application board in order to minimize the PLL reference movement.



6 Functional description

6.1 Voltage supplies timing

TDA7801 internal voltage supplies rise time and fall time are determined by the two capacitors at pin 16 and 17, respectively digital supply pin (D3V3) and analog supply pin (A3V3). Capacitor on analog supply pin, (pin 17), and capacitor on digital supply, (pin 16), should respect the ratio 2:1. It is suggested to fix a minimum value of 22 μ F on digital supply pin and 47 μ F on analog supply pin, which correspond to a typical Turn-on time of 1.5 ms and a typical turn-off time of 8.5 ms.

6.2 Turn-on diagnostic description

Turn-on diagnostic is activated under I²C bus request. Detectable output faults are:

- Short to GND
- Short to V_s
- Short across the speaker
- Open load

In the TDA7801 a new diagnostic that exploits the presence of D/A converters has been implemented. To verify if some of the above connections are in place, a subsonic (inaudible) voltage pulse is digitally and internally generated and converted (*Figure 27*). The amplitude of this pulse is stopped when the current flowing through the speaker is the same as the prefixed one corresponding to a specified load. The exact knowledge of the voltage drop across the load in any phase of the diagnostic time gives the possibility to know the connected load.

During the observation time, the measured load is compared with tabled values in order to determine the result.

The turn-on diagnostic status is internally stored until a successive diagnostic pulse is requested.





A turn-on diagnostic cycle is activated writing '1' on the D7 of byte IB0 only when the amplifier is in Tristate-mode. Note that the turn-on diagnostic state machine is sensible to the rise edge of this bit. To run another cycle of turn-on diagnostic it is necessary to:

- 1. wait that the previous cycle ends;
- 2. clear the D7-IB0 bit.
- 3. write '1' on D7-IB0 bit.



It is possible to run the turn-on diagnostic several times by simply resetting the D7-IB0 meanwhile the amplifier is in amplifier mode and writing back '1' on D7-IB0 when the amplifier is in tristate mode.

Between two diagnostic sequences it is necessary to reset the data register by an I²C reading instruction. Note that the reading instruction has been placed during the second diagnostic pulse.

The μ P can program the TDA7801 in order to run a cycle of turn-on diagnostic and to move in amplifier-mode at the end of this cycle (*Figure 28*)); the I²C bus instructions needed to program this sequence are:

11011000 -00100000-1XXXXXXX-1XXXXXXX

Note:

The diagnostic enable bit (D7-IB0) has to be set before the amplifier mode bit (D7-IB1)

Figure 28. Turn-on diag. cycle with transition in amp. mode. Positive and negative output behaviour



Table 7. Start-up diagnostic pulse typical timing

Symphol	Dovomotov		Unit		
Symbol	Falameter	Min.	Тур.	Max	Omt
t _{STR} ⁽¹⁾	Start-up diagnostic rise	0.8	1.5	3	ms
t _{SH} ⁽²⁾	Short to Vcc/Gnd check		5		ms
t _{PL} ⁽²⁾	Plateau time		162		ms
t _{STF} ⁽¹⁾	Start-up diagnostic fall	6	8.5	14	ms
t _{DELAY} ⁽²⁾	Delay time before play		5		ms
t _D	Diagnostic pulse		182	190	ms

1. These t_{STR} and t_{STF} values are relative to capacitors on A3V3 and D3V3 respectively equal to 47 μF and 22 μF . The t_{STR} and t_{STF} are proportional to capacitors value.

2. Values relative to fs = 44100Hz.

The information related to the outputs status is read and memorized at the end of the voltage pulse top. The diagnostic cycle last no more than Td. No audible noise is generated in the process. As for short to GND / Vs the fault-detection thresholds remain unchanged independently of the gain setting. They are as in *Figure 29*.



liguit	, 25. 011011 10		D and short to	s, '		scription	
	S.C. to GND	Х	Normal Operation	Х	S.C. to Vs		
()V 1.	0V 2	.0V Vs-2.0	v v	Vs-1.0V	Vs _{GAPGP}	S01301

Figure 29. Short to GND and short to V_s, threshold description

Concerning short across the speaker / open speaker, the threshold varies from speaker mode to booster mode diagnostic setting, since different loads are expected (either normal speaker's impedance or high impedance). The speaker or booster mode is selected with bit D6-IB0 (channel 1 and 3) and bit D5-IB0 (channel 2 and 4). The values in case of speaker mode gain are as in *Figure 30*.

Figure 30. Short across the speaker and open load threshold description, in amplifier mode.

0 0.5 1.65 25 75 infinite	S.C	. across Load	х	N	lormal Load	Х		Open Load
	0	0.5	1	.65	25	7	′5	infin

If the booster mode is selected, the same thresholds will change as in Figure 31.

Figure 31. Short across the speaker and open load threshold description, in line driver mode.

[S.C. across Load	х	Normal Load		х	Open Load
0	15	6	5	1 k	;	3.5 k infinit

When the amplifier is biased and the diagnostic is still enabled the permanent diagnostic takes place. The previous turn-on state is kept until a short appears at the outputs because only in this case a new diagnostic cycle can start.

6.3 Permanent diagnostic

Detectable conventional faults are:

- Short to GND
- Short to V_s
- Short across the speaker

The following additional features are provided:

- Output offset detection
- AC diagnostic

The TDA7801 diagnostic has 2 different cycles:

- 1. Restart cycle. It is a 1 ms pulse. During this period a check of the outputs is made.
- Plateau cycle. It is a 100 ms pulse. During this period a check of the outputs is performed and the result of diagnostic analysis is communicated by means of I²C bus.

The TDA7801 has 2 different operating behaviors when a fault occurs:

1. Restart mode, (D6-IB0='0'). The diagnostic is not enabled. Each audio channel operates independently of each other. If any of the a.m. faults occurs, only the



channel(s) concerned are shut down. The diagnostic performs restart cycles every 1 ms until a fault condition is present. The amplifier restarts in play only once the overload is removed.

Dlagnostic mode, (D6-IB0='1'). It is enabled via I²C bus and self activates if an output overload (so as to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as below:

- The diagnostic performs 1 restart cycle in order to avoid momentary re-circulation spikes which could give erroneous diagnostic results. If normal situation (no overloads) is detected the channel returns active.
- Instead, if after 1 restart cycle an overload is detected then the diagnostic circuit performs a plateau cycle.
- After the plateau cycle, the fault audio channel generates restart cycles every 1 ms until a fault condition is present. The relevant data acquired during plateau cycle are stored and can be read by the microprocessor. A new plateau cycle can be activated by an I²C reading only if the fault condition persists. This is to ensure continuous diagnostics throughout the car-radio operating time.

The diagnostic performs another plateau cycle after each I^2C bus registers read if the diagnostic bit is activated, (IB0-d7="1"). If I^2C read is performed during the diagnostic permanent plateau cycle then, once the short is removed, the amplifier waits for another I^2C read before starting to play again, in order to communicate the diagnostic plateau cycle results.

6.4 AC diagnostic

It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitive (AC) coupled loads. This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance).

To determine the load impedance, a sinewave tone at a suitable (F > 10 kHz or even ultrasonic) frequency should be fed to the output pins. Depending on the test's result the AC diagnostic is able to determine if the tweeter is connected or not. The tweeter is not connected if for four consecutive sine wave the current threshold on the load is not respassed.

AC diagnostic is managed by I²C commands. The AC diagnostic is enabled by bit D7 of register IB4, while the bit D6 is used to choose the current level threshold. The result of AC test are stored in the data register DB4 (bits D7:D4) which are set to logic level '1' if a tweeter is detected on the correspondent channel.

Note, the results on D7:D4 are valid only if the bit D3 is zero; in order to avoid this condition the pulse generated has to respect the condition Vout_peak < Vbattery-4V.

6.5 Output DC offset detection

Any DC output offset exceeding \pm V_O are signalled out. This inconvenient might occur as a consequence of improper DC input signal. The offset detection is performed at the end of the digital chain by a low pass digital filter. The offset detection is permanent, and also works in play mode. The results of the DC offset detection are obtained from the right pin for each channel (see I²C table in *Section* 9); the bits are continuously refreshed.



6.6 Multiple faults

Faults can occur simultaneously. If this happens, faults are read out according to a "priority table" (see *Table 8*); this guarantees that the most dangerous fault is signalled. This is true only for the turn-on diagnostic but not in case of permanent diagnostic (only the faults causing protection intervention are recognized).

	S. GND	S. Vs	S. Across L.	Open L.
S. GND	S. GND	S. Vs + S. GND	S. GND	S. GND
S. Vs	/	S. Vs	S. Vs	S. Vs
S. Across L.	1	1	S. Across L.	N.A.
Open L.	/	/	1	Open Load ⁽¹⁾

Table	8.	Multi	ole	faults	priority
10010	•••	manu	P.0	iaaito	priority

1. Only in Startup Diagnostic

In permanent diagnostic mode the table is the same, with only a difference concerning open load, which is not among the recognizable faults. If an open load is present during the device's normal operation, it should be detected at a subsequent turn-on diagnostic cycle (i.e. at the successive car radio turn-on).

6.7 Faults availability

All the results coming from I²C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out.

The turn-on diagnostic faults are reported on the byte DB 0-3 at the bits D 4-0. The faults are consistent when the bit D6 of DB0 is '1'. The byte DB 0-3 is reset when read.

During Amplifier-mode, when the bit D4 of byte DB 0-3 is '1' an overload on the correspondent channel has been detected and a 100 ms permanent diagnostic cycle has been done. The data on the bits D 4-0 reports the results of this diagnostic cycle. If the bits are all zero it means that an overload event has been detected, a 100ms cycle has been performed and the fault has not been detected or removed.

6.8 I²C programming/reading sequence

A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection):

- a) **Turn-on:** (Stand-by out + Dlag Enable) \rightarrow 200 ms (min.) \rightarrow Muting out
- b) **Turn-off:** Muting in \rightarrow 10 ms \rightarrow (Diag disable + stand-by in)
- c) **Car radio installation:** Dlag enable (write) \rightarrow 200 ms \rightarrow I²C read (repeat until all faults disappear).



6.9 Legacy mode

In case of applications without the I^2C bus the TDA7801 could be turned on in legacy mode.

In order to put the device in legacy mode it is enough to tie the IC clock pin (PIN 27) at Vcc. In this mode the device is turned on, as usual, with the ENABLE pin (PIN 2). The I^2C Data pin (PIN26) acts as analog mute. The device is set with all the instruction registers equal to zero.

In legacy mode the I²S interface does not support the TDM format.

6.10 Thermal protection

The TDA7801 has four thermal warnings (Tw1, Tw2, Tw3, Tw4) at different temperatures which are stored on the I^2C bus. Only one of the four thermal warnings could be sent to the DIAG pin. The selection is done by an I^2C bus.

A mute function dependent on temperature is present in order to protect the junction by over-temperature with limited effects on the sound quality. For junction temperature over the thermal warning threshold T_{pl} , the device is gradually carried in mute. The mute level depends on the temperature: when the junction temperature reaches the T_{pl} threshold (refer to *Figure 32*), the output signal is attenuated of 0.5 dB, while when the junction temperature reaches T_{ph} the output attenuation is 60 dB. This attenuation is performed without output signal distortion.



Figure 32. Thermal muting diagram

28/48

6.11 Under-voltage threshold

6.11.1 Supply voltage auto-mute threshold

The device in play-mode is put in mute when the supply voltage gets lower than the V_{AM} threshold.

When the supply voltage gets lower than the V_{AM} threshold the device is put in mute. The muting strategy in this case is reported in *Figure 33*: once the supply voltage V_s becomes lower than V_{AM_HIGH}, analog mute and digital mute are activated. The analog mute attenuation is proportional to the V_s voltage and becomes equal to AM when the V_s gets lower than V_{AM_LOW}. Note that once the digital mute procedure is started, it cannot be stopped to move back the device in play, the procedure is going on until the attenuation level has reached AM. This mechanism avoids that a fast oscillation on Vs cause a similar oscillation on the output.





6.11.2 Digital mute disabling

The digital mute is disabled in the following conditions:

- when TW1 threshold is trespassed (to avoid simultaneous intervention of digital mute and thermal mute)
- when the bit IB3-D5 is set to '1'
- during the start-up diagnostic

When the digital mute is disabled, the analog mute is kept active.

6.11.3 Power-on reset threshold

When the ENABLE pin is low or the supply voltage value doesn't guarantee the integrity of The I²C bus registers ($V_{POWERONRESET}$) the TDA7801 is put in tristate-mode and the registers are set to the initial state. The event is signalled by the low value of DIAG pin and the '0' value of bit D7 of byte DB0. The DIAG pin is set to high after a POR when the bit D7 of byte IB1 is set to '1' (amplifier mode on) if no other event on DIAG pin is present. The same I²C bus write operation automatically set to '1' the bit D7 of byte DB0. When the device is programmed with the D7=1 of IB0 and D7=1 of byte IB1 the device turns-on after a diagnostic cycle and the DIAG pin stays low for the whole duration of the diagnostic cycle.



6.12 Fast mute features

The TDA7801 is put in mute by a fast-mute procedure by one of the following event:

- the ENABLE pin is set to low
- the PLL loses the locking
- the V_S voltage level is under the auto-mute threshold.
- by an I²C programming



7 I²S bus interface

The TDA7801 accepts the I²S standard format that could be time division multiplexed (TDM), however the WS still needs a 50% duty-cycle to work correctly. The *Figure 34* shows the different I²C settings allowed for the I²S interface (2,4 or 8 channels transmission on a single serial data line (SD) can be selected). By I²C programming it is possible to choose between the following interface settings:

- a) channel 1 and channel 3 channel on SD1_3 and channel 2 and channel 4 on SD2_4
- b) all four channels on SD2_4. SD1_3 has not function.
- c) eight channels transferred on the SD2_4 line. This setting is feasible in the PowerSO36 and Flexiwatt27 package.



Figure 34. TDM setting

The TDA7801 accepts the I^2S standard format with a bit clock (SCK) equal to 64 fs. Note, TDM setting is guaranteed for a maximum Fs = 96 kHz.

Figure 35. I²S format 1/f_S L-Channel R-Channel บบบบา - - ภาษายายา - - าบบบบ <u>────────</u> 16-Bit 15 16 1 2 15 16 1 2 _ _ MSB I SB 20-Bit 2 19 20 1 2 19 20 1 2 1



DocID022674 Rev 4

LSB

MSB

GAPGPS00989

7.1 Interface timings requirements

The data interface timings are described below. In the TDA7801 the TDM format as shown in *Figure 34*, is an I²S extended: if the four channels option is set then the serial clock is multiplied by two while it will be multiplied by four when the eight channels option is set. This means that it is important to keep a duty-cycle of 50% for the Word Select signal and moreover, all the timings for serial clock and data don't change in every I²S configuration.

Fraguanay	System clock frequency (f _{SCK}), (MHz)					
sampling (f _s)	I ² S standard (fs*64)	TDM 4ch (fs*128)	TDM 8ch md1 (fs*256)	TDM 8ch md2 (fs*256)		
44.1 (kHz)	2.82	5.64	11.29	11.29		
48.0 (kHz)	3.07	6.14	12.29	12.29		
96.0 (kHz)	6.14	12.29	24.58	24.58		
192.0 (kHz)	12.29	24.58	N.A.	N.A.		

Table 9. System clock frequencies for common audio sampling frequencies

Table 9 shows the values of system clock frequencies (serial clock SCK) for common audio sampling frequencies.

Figure 12 shows the detail of the audio input format as specified by the standard I^2S specification. When more channels are sent the input format does not change and they follow the sequence as shown in *Figure 34*.



Figure 36. Audio data input format





32/48

Parameter	MIN	ТҮР	МАХ	Note
Clock period T _{SKY}	0.9*T _{ck}	T _{ck}	1.1*T _{ck}	
Clock HIGH T _{SKH}	0.4*T _{ck}			Measured from VHI to VHI
Clock LOW T _{SKL}	0.4*T _{ck}			Measured from VLO to VLO
Setup time SD to $\rm f_{SCK}$ rising edge $\rm T_{DS}$	0.2*T _{ck}			
Hold time SD from f_{SCK} rising edge T_{HD}	0.2*T _{ck}		0.8*T _{ck} ⁽¹⁾	
f _{SCK} duty-cycle	40%		60%	
VHI	1.3			
VLO			0.8	

Table 10. Example timing for tck = $1/f_{SCK}$, where f_{SCK} is stated in the *Table* 9

1. Measured from VLO to VHI.

7.2 Group delay

The group delay of the amplifier is basically due the FIR filter of the interpolator and it is given by:

$$t_{\text{DELAY}} = \frac{32}{f_s}$$
, (f_s < 48 kHz)



8 I²C bus interface

Data transmission from microprocessor to the TDA7801 and viceversa takes place through the 2 wires I^2C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

When I²C bus is active any operating mode of the IC may be modified and the diagnostic may be controlled and results read back.

The protocol used for the bus is depicted in *Figure 38* and comprises:

- a start condition (S)
- a chip address byte (the LSB bit determines read/write transmission)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)





Description:

S = Start

R/W = '0' => Receive-Mode (Chip could be programmed by μP)

I = Auto increment; when 1, the address is automatically increased for each byte transferred X: not used

A. not used

A = Acknowledge

P = Stop

MAX CLOCK SPEED 400kbit/sec

* = available in PowerSO36



8.1 Writing procedure

There are two possible procedures:

- 1. without increment: the I bit is set to 0 and the register is addressed by the subaddress. Only this register is written by the data following the subaddress byte.
- 2. with increment: the I bit is set to 1 and the first register written is the one addressed by subaddress. Then all the registers starting from the one indicated by this address up to stop bit (or up to last register) are written.

8.2 Reading procedure

There are two possible procedures:

- 1. without increment: the I bit is set to 0 and the register is addressed by the subaddress sent in the previous write procedure. Only this register is read by the data following the address.
- 2. with increment: the I bit is set to 1 and the first register read is the one addressed by subaddress sent in the previous write procedure. Then all registers starting from the one indicated by this address up to stop bit (or up to last register) are read.

Note: the reading procedure reset the register that has been read.

8.3 Data validity

The data on the SDA line must be stable during the high period of the clock. The high and low state of the data line can only change when the clock signal on the SCL line is low.

8.4 Start and stop conditions

A start condition is a high to low transition of the SDA line while SCL is high. The stop condition is a low to high transition of the SDA line while SCL is high.

8.5 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

8.6 Acknowledge

The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse. The receiver** has to pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable low using this clock pulse.

- * Transmitter
 - = master (µP) when it writes an address to the TDA7801
 - = slave (TDA7801) when the μP reads a data byte from TDA7801
- ** Receiver
 - = slave (TDA7801) when the μ P writes an address to the TDA7801
 - = master (μ P) when it reads a data byte from TDA7801



9 I²C registers

9.1 IB0-Addr:"00000"

Table	11.	IB0-A	\ddr:'	"00	000"

Bit	Instruction decoding bit
D7	0: diagnostic defeat 1: diagnostic enable
D6	0: Speaker mode diagnostic ch. 1 and 3 (FRONT) 1: Booster mode diagnostic ch. 1 and 3
D5	0: Speaker mode diagnostic ch. 2 and 4 (REAR) 1: Booster mode diagnostic ch. 2 and 4
D4	Gain channel 1 and 3 (FRONT) D4 D3
D3	00 GV1 01 GV2 10 GV3 11 GV4
D2	Gain channel 2 and 4 (REAR) D2 D1
D1	00 GV1 01 GV2 10 GV3 11 GV4
D0	0: No increase of digital gain 1: +6dB increase of digital gain

9.2 IB1-Addr:"00001"

Table 12. IB1-Addr:"00001"

Bit	Instruction decoding bit			
D7	0: Amplifier mode off - Amplifier not working 1: Amplifier mode on - Amplifier working			
D6	Mute Time Setting D6 D5 D4 mute timing(Fs=44.1kHz)			
D5	000 1.45 ms			
D4	001 5.8 ms 010 11.6 ms 011 23.2 ms 100 34.8 ms 101 69.6 ms 110 140 ms 111 278 ms			
D3	0: Mute channel 1 and 3 (FRONT) 1: Unmute channel 1 and 3			



Bit	Instruction decoding bit		
Dit			
D2	0: Mute channel 2 and 4 (REAR) 1: Unmute channel 2 and 4		
D1	Sample Frequency Range ⁽¹⁾ D1 D0		
D0	00 44.1/48 kHz 01 44.1/48 kHz 10 96 kHz 11 192 kHz		

Table 12. IB1-Addr:"00001" (continued)

1. When the amplifier is in Tristate Mode (IB0-D7=0 and IB1-D7=0), any accidental change of Frequency sample is ignored.

9.3 IB2-Addr:"00010"

Bit	Instruction decoding bit
D7	0: no short fault information on diag. pin 1: short fault information on diag. pin
D6	0: Offset information on diag pin 1: no offset information on diag pin
D5	Temperature warning information on diag. pin D5 D4 D3
D4	000 Tw1 001 Tw2
D3	010 Tw3 011 Tw4 1xx no thermal warning information on diag. pin
D2	Clip detection level D2 D1
D1	00 1 % 01 5 % 10 10 % 11 clip detection disabled
D0	0 (no selectable from user)

Table 13. IB3-Addr:"00010"



9.4 IB3-Addr:"00011"

Tahlo	11	IR3_A	ddr	"000	111"
lable	14.	IDJ-A	uur.	000	,,,

Bit	Instruction decoding bit
D7	0: Noise gating on 1: Noise gating off
D6	0 (not used)
D5	0: under-voltage digital mute on 1: under-voltage digital mute off
D4	Tristate channel 3 (right front) 0: ch.3 not in tristate 1: ch.3 in tristate
D3	Tristate channel 1 (left front) 0: ch.1 not in tristate 1: ch.1 in tristate
D2	Tristate channel 4 (right rear) 0: ch.4 not in tristate 1: ch.4 in tristate
D1	Tristate channel 2 (left rear) 0: ch.2 not in tristate 1: ch.2 in tristate
D0	0: Input high pass filter off 1: Input high pass filter on

9.5 IB4-Addr:"00100"

Bit	Instruction decoding bit
D7	AC diagnostic On (D7='1')
D6	AC diagnostic current threshold D6 = '0': high D6 = '1': low
D5	TDM
D4	00 I2S standard 01 I2S - 4 ch 10 I2S - 8 ch (first channels) 11 I2S - 8 ch (last channels)
D3	0 (not used)
D2	0 (not used)
D1	0 (not used)
D0	0 (not used)



9.6 DB0-Addr:"10000" - Channel 1 (left front)

Table 16. DB0-Addr:"10000" - Channel 1 (left front)

Bit	Instruction decoding bit		
D7	Power on reset (POR)		
	0: After a POR the device is in tristate		
	1: The device has been put out of tristate at least one time after POR		
	Start-up diagnostic status		
D6	0: Turn-On diag. cycle not activated or not terminated		
	1: Turn-On diag. cycle terminated		
	Channel 1 offset detection		
D5	0: No output offset		
	1: Output offset detected		
	Channel 1 ⁽¹⁾		
D4	0: Permanent diagnostic cycle not activated or not terminated		
	1: Permanent diagnostic cycle terminated		
	Channel 1		
D3	0: Normal load		
	1: Short load		
	Channel 1		
ר2	0: No open load		
02	1: Open load detection		
	(only during turn-on diagnostic)		
D1	Channel 1		
	0: No short to Vcc		
	1: Short to Vcc		
	Channel 1		
D0	0: No short to GND		
	1: Short to GND		

1. The permanent diagnostic cycle is activated after each register reading if the permanent diagnostic is still present, (IB0-d7="1").



9.7 DB1-Addr:"10001" - Channel 2 (left rear)

Table 17. DB1-Addr:"10001" - Channel 2 (left rear)

Bit	Instruction decoding bit			
D7	TW1 active 0: TW1 threshold not trespassed 1: TW1 threshold tress-passed			
D6	TW2 active 0: TW2 threshold not trespassed 1: TW2 threshold tress-passed			
D5	Channel 2 offset detection 0: No output offset 1: Output offset detected			
D4	Channel 2 ⁽¹⁾ 0: permanent diag. cycle not activated or not terminated 1: Permanent diag. cycle terminated			
D3	Channel 2 0: Normal load 1: Short load			
D2	Channel 2 0: No open load 1: Open load detection (only during turn-on diagnostic)			
D1	Channel 2 0: No short to Vcc 1: Short to Vcc			
D0	Channel 2 0: No short to GND 1: Short to GND			

1. The permanent diagnostic cycle is activated after each register reading if the permanent diagnostic is still present.

40/48



9.8 DB2-Addr:"10010"" - Channel 3 (right front)

Table 18. DB2-Addr:"10010"" - Channel 3 (right front)

Bit	Instruction decoding bit			
D7	TW3 active 0: TW3 threshold not trespassed			
D6	TW4 active 0: TW4 threshold not trespassed 1: TW4 threshold tress-passed			
D5	Channel 3 offset detection 0: No output offset 1: Output offset detected			
D4	Channel 3 ⁽¹⁾ 0: Permanent diag. cycle not activated or not terminated 1: Permanent diag. cycle terminated			
D3	Channel 3 0: Normal load 1: Short load			
D2	Channel 3 0: No open load 1: Open load detection (only during turn-on diagnostic)			
D1	Channel 3 0: No short to Vcc 1: Short to Vcc			
D0	Channel 3 0: No short to GND 1: Short to GND			

1. The permanent diagnostic cycle is activated after each register reading if the permanent diagnostic is still present.



9.9 DB3-Addr:"10011" - Channel 4 (right rear)

Table 19. DB3-Addr:"10011" - Channel 4 (right rear)

Bit	Instruction decoding bit		
D7	0: channel 2 and 4 in play (FRONT)		
	1: channel 2 and 4 in mute		
D6	0: channel 1 and 3 in play (REAR)		
	1: channel 1 and 3 in mute		
	Channel 4 offset detection		
D5	0: No output offset		
	1: Output offset detected		
D4	Channel 4 ⁽¹⁾		
	0: permanent diag. cycle not activated or not terminated		
	1: Permanent diag. cycle terminated		
	Channel 4		
D3	0: Normal load		
	1: Short load		
	Channel 4		
ר2	0: No open load		
DZ	1: Open load detection		
	(only during turn-on diagnostic)		
	Channel 4		
D1	0: No short to Vcc		
	1: Short to Vcc		
D0	Channel 4		
	0: No short to GND		
	1: Short to GND		

1. The permanent diagnostic cycle is activated after each register reading if the permanent diagnostic is still present.

9.10 DB4-Addr:"10100"

Table 20. DB4-Addr:"10100"

Bit	Instruction decoding bit
D7	Ch1 tweeter present
D6	Ch2 tweeter present
D5	Ch3 tweeter present
D4	Ch4 tweeter present
D3	Signal to high
D2	0
D1	0
D0	0



10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

 $ECOPACK^{\mathbb{R}}$ is an ST trademark.



Figure 39. PowerSO36 (slug-up) mechanical data and package dimensions





Figure 40. Flexiwatt27 (vertical) mechanical data and package dimensions





Figure 41. Flexiwatt27 (horizontal) mechanical data and package dimensions





Figure 42. Flexiwatt27 (SMD) mechanical data and package dimensions



11 Revision history

Date	Revision	Changes
13-Feb-2012	1	Initial release.
11-Dec-2012	2	Corrected typeset error of the "a1" dimension on the <i>Figure 39:</i> <i>PowerSO36 (slug-up) mechanical data and package dimensions on</i> <i>page 43.</i>
26-Feb-2013	3	Updated Table 4: Absolute maximum ratings on page 12.
18-Sep-2013	4	Updated Disclaimer.

Table 21. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

48/48

