







SPECIFICATIONS (T_J = 25 °C UNLESS OTHERWISE NOTED)





Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{DS} = 0 V, I _D = 250 μA	150			V
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	2		4	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 150 V, V _{GS} = 0 V			1	μA
		V _{DS} = 150 V, V _{GS} = 0 V, T _J = 125°C			50	
		V _{DS} = 150 V, V _{GS} = 0 V, T _J = 175°C			250	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	120			A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10 V, I _D = 30 A		0.015	0.019	Ω
		V _{GS} = 10 V, I _D = 30 A, T _J = 125°C			0.038	
		V _{GS} = 10 V, I _D = 30 A, T _J = 175°C			0.050	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 30 A	25			S
Dynamic ^b						
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz		4750		pF
Output Capacitance	C _{oss}			530		
Reverse Transfer Capacitance	C _{rss}			220		
Total Gate Charge ^c	Q _g	V _{DS} = 75 V, V _{GS} = 10 V, I _D = 85 A		76	110	nC
Gate-Source Charge ^c	Q _{gs}			21		
Gate-Drain Charge ^c	Q _{gd}			26		
Gate Resistance	R _g		0.5	1.8	3.0	Ω
Turn-On Delay Time ^c	t _{d(on)}	V _{DD} = 75 V, R _L = 0.9 Ω I _D ≅ 85 A, V _{GEN} = 10 V, R _g = 2.5 Ω		22	35	ns
Rise Time ^c	t _r			170	250	
Turn-Off Delay Time ^c	t _{d(off)}			40	60	
Fall Time ^c	t _f			170	250	
Source-Drain Diode Ratings and Characteristics (T _C = 25°C) ^b						
Continuous Current	I _S				85	A
Pulsed Current	I _{SM}				180	
Forward Voltage ^a	V _{SD}	I _F = 85 A, V _{GS} = 0 V		1.0	1.5	V
Reverse Recovery Time	t _{rr}	I _F = 50 A, di/dt = 100 A/μs		130	200	ns
Peak Reverse Recovery Current	I _{RM(REC)}			8	12	A
Reverse Recovery Charge	Q _{rr}			0.52	1.2	μC




Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.
c. Independent of operating temperature.

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)****Output Characteristics****Transfer Characteristics****Transconductance****On-Resistance vs. Drain Current****Capacitance****Gate Charge**

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)



**THERMAL RATINGS****Maximum Avalanche and Drain Current
vs. Case Temperature****Safe Operating Area****Normalized Thermal Transient Impedance, Junction-to-Case**



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.