- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell[™]
- All packages are ECOPACK2[®] compliant

Reference Part numbers		
STM32L431xx	STM32L431CC, STM32L431KC, STM32L431RC, STM32L431VC, STM32L431CB, STM32L431KB, STM32L431RB	



Contents

1	Intro	duction		. 12
2	Desc	ription .		. 13
3	Func	tional o	verview	. 17
	3.1	Arm [®] C	cortex [®] -M4 core with FPU	. 17
	3.2	Adaptiv	e real-time memory accelerator (ART Accelerator™)	. 17
	3.3	Memory	y protection unit	. 17
	3.4	Embed	ded Flash memory	. 18
	3.5	Embed	ded SRAM	. 19
	3.6	Firewal	l	. 19
	3.7	Boot m	odes	. 20
	3.8	Cyclic r	edundancy check calculation unit (CRC)	. 20
	3.9	Power s	supply management	. 20
		3.9.1	Power supply schemes	. 20
		3.9.2	Power supply supervisor	. 22
		3.9.3	Voltage regulator	. 23
		3.9.4	Low-power modes	
		3.9.5	Reset mode	
		3.9.6	VBAT operation	
	3.10		nnect matrix	
	3.11	Clocks	and startup	. 33
	3.12	Genera	I-purpose inputs/outputs (GPIOs)	. 36
	3.13	Direct n	nemory access controller (DMA)	. 36
	3.14	Interrup	ots and events	. 37
		3.14.1	Nested vectored interrupt controller (NVIC)	. 37
		3.14.2	Extended interrupt/event controller (EXTI)	. 37
	3.15	Analog	to digital converter (ADC)	. 38
		3.15.1	Temperature sensor	. 38
		3.15.2	Internal voltage reference (VREFINT)	
		3.15.3	VBAT battery voltage monitoring	
	3.16	Digital t	o analog converter (DAC)	. 39



3.17	Voltage reference buffer (VREFBUF) 40
3.18	Comparators (COMP) 41
3.19	Operational amplifier (OPAMP) 41
3.20	Touch sensing controller (TSC) 41
3.21	Random number generator (RNG) 42
3.22	Timers and watchdogs
	3.22.1 Advanced-control timer (TIM1)43
	3.22.2 General-purpose timers (TIM2, TIM15, TIM16)
	3.22.3 Basic timers (TIM6 and TIM7) 44
	3.22.4 Low-power timer (LPTIM1 and LPTIM2)44
	3.22.5 Infrared interface (IRTIM)45
	3.22.6 Independent watchdog (IWDG)45
	3.22.7 System window watchdog (WWDG)45
	3.22.8 SysTick timer
3.23	Real-time clock (RTC) and backup registers
3.24	Inter-integrated circuit interface (I ² C) 47
3.25	Universal synchronous/asynchronous receiver transmitter (USART) 48
3.26	Low-power universal asynchronous receiver transmitter (LPUART) 49
3.27	Serial peripheral interface (SPI) 50
3.28	Serial audio interfaces (SAI) 50
3.29	Single wire protocol master interface (SWPMI) 51
3.30	Controller area network (CAN) 51
3.31	Secure digital input/output and MultiMediaCards Interface (SDMMC) 52
3.32	Clock recovery system (CRS)
3.33	Quad SPI memory interface (QUADSPI)
3.34	Development support
	3.34.1 Serial wire JTAG debug port (SWJ-DP)
	3.34.2 Embedded Trace Macrocell [™]
Pino	uts and pin description 55
Mem	ory mapping
Elect	rical characteristics
6.1	Parameter conditions



4

5

6

4/208

	6.1.1	Minimum and maximum values
	6.1.2	Typical values
	6.1.3	Typical curves
	6.1.4	Loading capacitor
	6.1.5	Pin input voltage
	6.1.6	Power supply scheme
	6.1.7	Current consumption measurement
6.2	Absolute	e maximum ratings
6.3	Operatir	ng conditions
	6.3.1	General operating conditions
	6.3.2	Operating conditions at power-up / power-down
	6.3.3	Embedded reset and power control block characteristics
	6.3.4	Embedded voltage reference
	6.3.5	Supply current characteristics
	6.3.6	Wakeup time from low-power modes and voltage scaling transition times 111
	6.3.7	External clock source characteristics
	6.3.8	Internal clock source characteristics
	6.3.9	PLL characteristics
	6.3.10	Flash memory characteristics
	6.3.11	EMC characteristics
	6.3.12	Electrical sensitivity characteristics
	6.3.13	I/O current injection characteristics
	6.3.14	I/O port characteristics
	6.3.15	NRST pin characteristics
	6.3.16	Extended interrupt and event controller input (EXTI) characteristics 137 $$
	6.3.17	Analog switches booster
	6.3.18	Analog-to-Digital converter characteristics
	6.3.19	Digital-to-Analog converter characteristics
	6.3.20	Voltage reference buffer characteristics
	6.3.21	Comparator characteristics
	6.3.22	Operational amplifiers characteristics
	6.3.23	Temperature sensor characteristics
	6.3.24	V _{BAT} monitoring characteristics
	6.3.25	Timer characteristics
	6.3.26	Communication interfaces characteristics



7	Packa	age information 177
	7.1	LQFP100 package information 177
	7.2	UFBGA100 package information 180
	7.3	LQFP64 package information 183
	7.4	UFBGA64 package information 185
	7.5	WLCSP64 package information 188
	7.6	WLCSP49 package information 191
	7.7	LQFP48 package information 194
	7.8	UFQFPN48 package information 197
	7.9	UFQFPN32 package information 199
	7.10	Thermal characteristics 203
		7.10.1 Reference document
		7.10.2 Selecting the product temperature range
8	Order	ing information
9	Revis	ion history



List of tables

Table 1.	Device summary	2
Table 2.	STM32L431xx family device features and peripheral counts	13
Table 3.	Access status versus readout protection level and execution modes	18
Table 4.	STM32L431xx modes overview	24
Table 5.	Functionalities depending on the working mode	29
Table 6.	STM32L431xx peripherals interconnect matrix	32
Table 7.	DMA implementation	36
Table 8.	Temperature sensor calibration values.	39
Table 9.	Internal voltage reference calibration values	39
Table 10.	Timer feature comparison	42
Table 11.	I2C implementation.	47
Table 12.	STM32L431xx USART/LPUART features	48
Table 13.	SAI implementation.	51
Table 14.	Legend/abbreviations used in the pinout table	59
Table 15.	STM32L431xx pin definitions	60
Table 16.	Alternate function AF0 to AF7	
Table 17.	Alternate function AF8 to AF15.	75
Table 18.	STM32L431xx memory map and peripheral register boundary addresses	81
Table 19.	Voltage characteristics	
Table 20.	Current characteristics	87
Table 21.	Thermal characteristics.	87
Table 22.	General operating conditions	88
Table 23.	Operating conditions at power-up / power-down	89
Table 24.	Embedded reset and power control block characteristics.	
Table 25.	Embedded internal voltage reference	
Table 26.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART enable (Cache ON Prefetch OFF)	94
Table 27.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART disable	95
Table 28.	Current consumption in Run and Low-power run modes, code with data processing	
		96
Table 29.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART enable (Cache ON Prefetch OFF)	97
Table 30.	Typical current consumption in Run and Low-power run modes, with different codes	
		98
Table 31.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM1	
Table 32.	Current consumption in Sleep and Low-power sleep modes, Flash ON	99
Table 33.	Current consumption in Low-power sleep modes, Flash in power-down	. 100
Table 34.	Current consumption in Stop 2 mode	. 100
Table 35.	Current consumption in Stop 1 mode	. 102
Table 36.	Current consumption in Stop 0	. 103
Table 37.	Current consumption in Standby mode	. 104
Table 38.	Current consumption in Shutdown mode	. 105
Table 39.	Current consumption in VBAT mode	. 107
Table 40.	Peripheral current consumption	. 109
Table 41.	Low-power mode wakeup timings	. 111
Table 42.	Regulator modes transition times	. 113



Table 43.	Wakeup time using USART/LPUART	3
Table 44.	High-speed external user clock characteristics.	
Table 45.	Low-speed external user clock characteristics	
Table 46.	HSE oscillator characteristics	
Table 40. Table 47.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 47. Table 48.	HSI16 oscillator characteristics	
Table 48.		
	MSI oscillator characteristics	
Table 50.	HSI48 oscillator characteristics.	
Table 51.	LSI oscillator characteristics	
Table 52.	PLL, PLLSAI1 characteristics	
Table 53.	Flash memory characteristics	
Table 54.	Flash memory endurance and data retention	
Table 55.	EMS characteristics	
Table 56.	EMI characteristics	
Table 57.	ESD absolute maximum ratings	
Table 58.	Electrical sensitivities	
Table 59.	I/O current injection susceptibility	
Table 60.	I/O static characteristics	
Table 61.	Output voltage characteristics	
Table 62.	I/O AC characteristics	
Table 63.	NRST pin characteristics	6
Table 64.	EXTI Input Characteristics	57
Table 65.	Analog switches booster characteristics	37
Table 66.	ADC characteristics	88
Table 67.	Maximum ADC RAIN	0
Table 68.	ADC accuracy - limited test conditions 1	2
Table 69.	ADC accuracy - limited test conditions 2	4
Table 70.	ADC accuracy - limited test conditions 3	
Table 71.	ADC accuracy - limited test conditions 4	
Table 72.	DAC characteristics	
Table 73.	DAC accuracy	54
Table 74.	VREFBUF characteristics	6
Table 75.	COMP characteristics	58
Table 76.	OPAMP characteristics	
Table 77.	TS characteristics	
Table 78.	V _{BAT} monitoring characteristics	
Table 79.	V _{BAT} charging characteristics	
Table 80.	TIMx characteristics	
Table 81.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 82.	WWDG min/max timeout value at 80 MHz (PĆLK)	
Table 83.	I2C analog filter characteristics	
Table 84.	SPI characteristics	
Table 85.	Quad SPI characteristics in SDR mode	
Table 86.	QUADSPI characteristics in DDR mode	
Table 87.	SAI characteristics	
Table 88.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V	
Table 89.	eMMC dynamic characteristics, $VDD = 1.71$ V to 1.9 V	
Table 90.	SWPMI electrical characteristics	
Table 90. Table 91.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	0
	mechanical data	7
Table 92.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	'
10010 02.	array package mechanical data	ł۵
		,0



UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)LQFP64 - 64-pin, 10 x 10 mm low-profile guad flat	181
package mechanical data	183
UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array	
package mechanical data	186
UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	186
WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale	
package mechanical data	188
WLCSP64 recommended PCB design rules (0.35 mm pitch)	189
WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale	
WLCSP49 recommended PCB design rules (0.4 mm pitch)	193
LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
mechanical data	195
UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
package mechanical data	198
UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
package mechanical data	201
Package thermal characteristics	203
STM32L431xx ordering information scheme	206
Document revision history	207
	package mechanical data. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package mechanical data. WLCSP64 recommended PCB design rules (0.35 mm pitch) WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package mechanical data. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package mechanical data. WLCSP49 recommended PCB design rules (0.4 mm pitch) LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data.



List of figures

Figure 1.	STM32L431xx block diagram	. 16
Figure 2.	Power supply overview	. 21
Figure 3.	Power-up/down sequence	. 22
Figure 4.	Clock tree	. 35
Figure 5.	Voltage reference buffer	. 40
Figure 6.	STM32L431Vx LQFP100 pinout ⁽¹⁾	. 55
Figure 7.	STM32L431Vx UFBGA100 ballout ⁽¹⁾	. 56
Figure 8.	STM221421Dx LOED64 pinout(1)	56
Figure 9.	STM32L431RX LQFP64 pinout (1) STM32L431Rx UFBGA64 ballout ⁽¹⁾ STM32L431Rx WLCSP64 pinout ⁽¹⁾ STM32L431Cx WLCSP49 pinout ⁽¹⁾ STM32L431Cx LQFP48 pinout ⁽¹⁾ STM32L431Cx UFQFPN48 pinout ⁽¹⁾ STM32L431Kx UFQFPN32 pinout ⁽¹⁾	. 57
Figure 10.	STM32L431Rx WLCSP64 pinout ⁽¹⁾	. 57
Figure 11.	STM32L431Cx WLCSP49 pinout ⁽¹⁾	. 57
Figure 12.	STM32L431Cx LQFP48 pinout ⁽¹⁾	. 58
Figure 13.	STM32L431Cx UFQFPN48 pinout ⁽¹⁾	. 58
Figure 14.	STM32L431Kx UFQFPN32 pinout ⁽¹⁾	. 59
Figure 15.	STM32L431xx memory map.	. 80
Figure 16.	Pin loading conditions.	
Figure 17.	Pin input voltage	
Figure 18.	Power supply scheme.	
Figure 19.	Current consumption measurement scheme	
Figure 20.	VREFINT versus temperature	
Figure 21.	High-speed external clock source AC timing diagram	
Figure 22.	Low-speed external clock source AC timing diagram	
Figure 23.	Typical application with an 8 MHz crystal	
Figure 24.	Typical application with a 32.768 kHz crystal	
Figure 25.	HSI16 frequency versus temperature	
Figure 26.	Typical current consumption versus MSI frequency	
Figure 27.	HSI48 frequency versus temperature	
-	I/O input characteristics	
Figure 28.	I/O AC characteristics definition ⁽¹⁾	102
Figure 29.		
Figure 30.	Recommended NRST pin protection	
Figure 31.	ADC accuracy characteristics	
Figure 32.	Typical connection diagram using the ADC	
Figure 33.	12-bit buffered / non-buffered DAC.	
Figure 34.	SPI timing diagram - slave mode and CPHA = 0	
Figure 35.	SPI timing diagram - slave mode and CPHA = 1	
Figure 36.	SPI timing diagram - master mode	
Figure 37.	Quad SPI timing diagram - SDR mode.	
Figure 38.	Quad SPI timing diagram - DDR mode.	
Figure 39.	SAI master timing waveforms	
Figure 40.	SAI slave timing waveforms	
Figure 41.	SDIO high-speed mode	
Figure 42.	SD default mode	
Figure 43.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	177
Figure 44.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	178
Figure 45.	LQFP100 marking (package top view)	179
Figure 46.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package outline	180



Figure 47.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
U	array package recommended footprint	181
Figure 48.	UFBGA100 marking (package top view)	182
Figure 49.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 50.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
U	recommended footprint.	184
Figure 51.	LQFP64 marking (package top view)	
Figure 52.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid	
-	array package outline	185
Figure 53.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid	
U U	array package recommended footprint	186
Figure 54.	UFBGA64 marking (package top view)	187
Figure 55.	WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale	
U		188
Figure 56.	WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale	
U	package recommended footprint	189
Figure 57.	WLCSP64 marking (package top view)	
Figure 58.	WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale	
U U	package outline.	191
Figure 59.	WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale	
-	package recommended footprint	192
Figure 60.	WLCSP49 marking (package top view)	193
Figure 61.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	194
Figure 62.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	196
Figure 63.	LQFP48 marking (package top view)	196
Figure 64.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	197
Figure 65.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	198
Figure 66.	UFQFPN48 marking (package top view)	199
Figure 67.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package outline	199
Figure 68.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package recommended footprint	201
Figure 69.	UFQFPN32 marking (package top view)	
Figure 70.	LQFP64 P _D max vs. T _A	205



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L431xx microcontrollers.

This document should be read in conjunction with the STM32L43xxx/44xxx/45xxx/46xxx reference manual (RM0394). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Arm^{®(a)} Cortex[®]-M4 core, please refer to the Cortex[®]-M4 Technical Reference Manual, available from the www.arm.com website.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



2 Description

The STM32L431xx devices are the ultra-low-power microcontrollers based on the highperformance Arm[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm[®] single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L431xx devices embed high-speed memories (Flash memory up to 256 Kbyte, 64 Kbyte of SRAM), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L431xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, two DAC channels, an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 21 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces.

- Three I2Cs
- Three SPIs
- Three USARTs and one Low-Power UART.
- One SAI (Serial Audio Interfaces)
- One SDMMC
- One CAN
- One SWPMI (Single Wire Protocol Master Interface)

The STM32L431xx operates in the -40 to +85 $^{\circ}$ C (+105 $^{\circ}$ C junction), -40 to +105 $^{\circ}$ C (+125 $^{\circ}$ C junction) and -40 to +125 $^{\circ}$ C (+130 $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators. A VBAT input allows to backup the RTC and backup registers.

The STM32L431xx family offers nine packages from 32 to 100-pin packages.

		,					
Peripheral	STM32L431Vx	/x STM32L431Rx		STM32L431Cx		STM32L431Kx	
Flash memory	256KB	128KB	256KB	128KB	256KB	128KB	256KB
SRAM	64KB						
Quad SPI	Yes						

Table 2. STM32L431xx family device features and peripheral counts



Perip	heral	STM32L431Vx	STM32L431Rx	STM32L431Cx	STM32L431Kx		
	Advanced control		1 ((16-bit)			
	General purpose			(16-bit) (32-bit)			
	Basic		2 ((16-bit)			
Timers	Low - power		2 ((16-bit)			
	SysTick timer			1			
	Watchdog timers (indepen dent, window)			2			
	SPI		3		2		
	l ² C		3		2		
	USART		3		2		
Comm.	LPUART		1		1		
interfaces	SAI			1			
	CAN			1			
	SDMMC	,	Yes	1	No		
	SWPMI	Yes					
RTC		Yes 3 2 2 1					
Tamper pir	าร	3	1				
Random g	enerator						
GPIOs		83	26				
Wakeup pi	ns	5	4	3	2		
Capacitive Number of	-	21	12	6	3		
12-bit ADC Number of		1 16	1 16	1 10	1 10		
12-bit DAC	channels	1		2			
Internal vo reference b		Yes		No			
Analog cor	mparator			2			
Operationa amplifiers	al			1			
Max. CPU	frequency		80) MHz			
Operating	voltage		1.71	to 3.6 V			

Table 2. STM32L431xx family device features and peripheral counts (continued)

14/208



Peripheral	STM32L431Vx	STM32L431Rx	STM32L431Cx	STM32L431Kx
Operating temperature		•	to 85 °C / -40 to 105 5 °C / -40 to 125 °C	
Packages	LQFP100 UFBGA100	WLCSP64 LQFP64 UFBGA64	WLCSP49 LQFP48 UFQFPN48	UFQFPN32

Table 2. STM32L431xx family device features and peripheral counts (continued)

1. For WLCSP49 package.







Figure 1. STM32L431xx block diagram





16/208

3 Functional overview

3.1 Arm[®] Cortex[®]-M4 core with FPU

The Arm[®] Cortex[®]-M4 with FPU processor is the latest generation of Arm[®] processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features exceptional codeefficiency, delivering the high-performance expected from an Arm[®] core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded $\text{Arm}^{\texttt{®}}$ core, the STM32L431xx family is compatible with all $\text{Arm}^{\texttt{®}}$ tools and software.

Figure 1 shows the general block diagram of the STM32L431xx family devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator[™])

The ART Accelerator[™] is a memory accelerator which is optimized for STM32 industrystandard Arm[®] Cortex[®]-M4 processors. It balances the inherent performance advantage of the Arm[®] Cortex[®]-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



3.4 Embedded Flash memory

STM32L431xx devices feature up to 256 Kbyte of embedded Flash memory available for storing programs and data in single bank architecture. The Flash memory contains 128 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Area	Protection level	U	lser executio	on	•	oot from RA	
	16461	Read	Write	Erase	Read	Write	Erase
Main	1	Yes	Yes	Yes	No	No	No
memory	2	Yes	Yes	Yes	N/A	N/A	N/A
System	1	Yes	No	No	Yes	No	No
memory	2	Yes	No	No	N/A	N/A	N/A
Option	1 Yes Ye		Yes	Yes	Yes	Yes	Yes
bytes	2			No	N/A	N/A	N/A
Backup	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾
registers	2	Yes	Yes	N/A	N/A	N/A	N/A
SRAM2	1	Yes	Yes	Yes ⁽¹⁾	No	No	No ⁽¹⁾
SNAMZ	2	Yes	Yes	Yes	N/A	N/A	N/A

Table 3. Access status versus readout protection level and execution modes

1. Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be
 protected against read and write from third parties. The protected area is execute-only:
 it can only be reached by the STM32 CPU, as an instruction code, while all other
 accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited.
 The PCROP area granularity is 64-bit wide. An additional option bit (PCROP_RDP)
 allows to select if the PCROP area is erased or not when the RDP protection is
 changed from Level 1 to Level 0.



The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

3.5 Embedded SRAM

STM32L431xx devices feature 64 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 48 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 16 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).
 This memory is also mapped at address 0x2000 C000, offering a contiguous address space with the SRAM1 (16 Kbyte aliased by bit band)

This block is accessed through the ICode/DCode buses for maximum performance. These 16 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
 - Code segment (located in Flash or SRAM1 if defined as executable protected area)
 - Non-volatile data segment (located in Flash)
 - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
 - Code segment: up to 1024 Kbyte with granularity of 256 bytes
 - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
 - Volatile data segment: up to 48 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.



3.7 Boot modes

At startup, BOOT0 pin or nSWBOOT0 option bit, and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

A Flash empty check mechanism is implemented to force the boot from system flash if the first flash memory location is not programmed and if the boot selection is configured to boot from main flash.

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI or CAN.

3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.9 **Power supply management**

3.9.1 Power supply schemes

- V_{DD} = 1.71 to 3.6 V: external power supply for I/Os (V_{DDIO1}), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V_{DDA} = 1.62 V (ADCs/COMPs) / 1.8 (DAC/OPAMP) to 3.6 V: external analog power supply for ADCs, DAC, OPAMPs, Comparators and Voltage reference buffer. The V_{DDA} voltage level is independent from the V_{DD} voltage.
- V_{BAT} = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.
- Note: When the functions supplied by V_{DDA} are not used, this supply should preferably be shorted to V_{DD} .
- Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to Table 19: Voltage characteristics).
- Note: V_{DDIOx} is the I/Os general purpose digital functions supply. V_{DDIOx} represents V_{DDIO1} , with $V_{DDIO1} = V_{DD}$.







Figure 2. Power supply overview

During power-up and power-down phases, the following power sequence requirements must be respected:

- When V_{DD} is below 1 V, other power supplies (V_{DDA}) must remain below V_{DD} + 300 mV.
- When V_{DD} is above 1 V, all power supplies are independent.

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ; this allows external decoupling capacitors to be discharged with different time constants during the power- down transient phase.





1. V_{DDX} refers to V_{DDA} .

3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltage V_{DDA} with a fixed threshold in order to ensure that the peripheral is in its functional supply range.



3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 16 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L431xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V_{CORF}) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The V_{CORE} can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

3.9.4 Low-power modes

The ultra-low-power STM32L431xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.



				Та	ble 4. S [.]	Table 4. STM32L431xx modes overview	riew		
Mode	Regulator ⁽¹⁾	СРՍ	Flash	SRAM	Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
	MR range 1	202	ON(4)	NO	νωγ	AII	N12	2HM/Au 79	NIZ
	MR range2	102		20	ŚIIY	All except RNG	YN	84 µA/MHz	
LPRun	LPR	Yes	ON ⁽⁴⁾	NO	Any except PLL	All except USB_FS, RNG	N/A	94 µA/MHz	to Range 1: 4 µs to Range 2: 64 µs
Close	MR range 1		ON(4)		Λnν	AII	Any interrupt or	28 µA/MHz	
Oleeh	MR range2				Ś	All except RNG	event	26 µA/MHz	0 0,000
LPSleep	LPR	No	ON ⁽⁴⁾	ON ⁽⁵⁾	Any except PLL	All except USB_FS, RNG	Any interrupt or event	29 µA/MHz	6 cycles
	MR Range 1			Z	LSE	BOR, PVD, PVM RTC, IWDG COMPX (x=1,2) DAC1 DAC1 OPAMPX (x=1) USARTX (x=13) ⁽⁶⁾	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12)	108 µA	2.4 µs in SRAM
	MR Range 2	2 Z		20	LSI	LPUART1 ⁽⁶⁾ I2Cx (x=13) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen.	USAKTX (X=13) LPUART1 ⁽⁶⁾ 12CX (X=13) ⁽⁷⁾ LPTIMX (X=1,2) SWPMI1 ⁽⁸⁾	108 µA	4.1 µs in Flash

DS11453 Rev 3



Functional overview

		3			able 4.	STM321	Table 4. STM32L431xx modes overview (continued)	continued)	Ę	
	Mode	Regulator ⁽¹⁾	сри	Flash	SRAM Clocks	Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
	Stop 1	LPR	° Z	Off	NO	LSI LSE	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DAC1 DAC1 OPAMPx (x=1) USARTx (x=13) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=13) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=13) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=13) ⁽⁷⁾ LPTIMx (x=1,2) SWPMI1 ⁽⁸⁾	4.34 µA w/o RTC 4.63 µA w RTC	6.3 µs in SRAM 7.8 µs in Flash
<u> </u>	Stop 2	LPR	Ž	Off	NO	LSI LSE	BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIM1 *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIM1	1.3 µA w/o RTC 1.4 µA w/RTC	6.8 µs in SRAM 8.2 µs in Flash

STM32L431xx

	Wakeup time		12.2 µs			262 µs				IHz in								
	Consumption ⁽³⁾	0.20 µA w/o RTC 0.46 µA w/ RTC	0.03 µA w/o RTC	0.29 µA w/ RTC		0.01 µA w/o RTC 0.20 µA w/ RTC	-			:6 MHz in Range 2, 2 M			frame event.				hutdown mode.	
continued)	Wakeup source		Reset pin 5 I/Os (WKUPx) ⁽⁹⁾ BOR, RTC, IWDG			5 I/Os (WKUPx) ⁽⁹⁾	с ХІС			ff, 80 MHz in Range 1, 2			ldress match or received	tch.			s lost when exiting the SI	
Table 4. STM32L431xx modes overview (continued)	DMA & Peripherals ⁽²⁾	BOR, RTC, IWDG ***	All other peripherals are powered off. ***	I/O configuration can be floating, pull-up or pull-down	RTC ***	All other peripherals are powered off. ***	I/O configuration can be floating, pull-up or pull- down ⁽¹⁰⁾			Ivpical current at V _{DD} = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in _PRun/LPSleep.	its clock can be gated off when executing from SRAM.		U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.	and generates a wakeup interrupt in case of address match.		, PE6, PA2, PC5.	I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.	
STM32L	Clocks		LSI LSI			LSE		ON.	umption.	vided runr	be gated	dently.	d generat	s a wakeu		A0, PC13	g in Shutc	
able 4. S	SRAM	SRAM 2 ON	Power ed	Off		Power ed	5	egulator is (ower cons	/alues prov	clock can	off indepen	o mode, an	d generate		oility are: P	n or floatin	
Ĩ	Flash		Off			Off		-power re	to save p	Imptions \	vn and its	ed on or c	ial in Stop	node, and		wn capab	Imop-IInd	
	сри		Power ed Off			Power ed Off		⁻ and Low	ock gated	°C. Const	ower-dov	an be gat	is functior	I in Stop I	suspend.	by/Shutdc	al pull-up,	
	Regulator ⁽¹⁾	LPR	OFF			OFF		LPR means Main regulator is OFF and Low-power regulator is ON	All peripherals can be active or clock gated to save power consumption.	rrent at V _{DD} = 1.8 V, 25 [°] Sleep.	The Flash memory can be put in power-down and	The SRAM1 and SRAM2 clocks can be gated on or off independently.	and LPUART reception	12C address detection is functional in Stop mode,	SWPMI1 wakeup by resume from suspend.	The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.	be configured with intern	
	Mode		Standby			Shutdown		1. LPR mean	2. All periphe	 Typical cur LPRun/LP 	4. The Flash	5. The SRAM	6. U(S)ART a	7. I2C addres	8. SWPMI1 v	9. The I/Os w	10. I/Os can b	
26/	208						DS114	53 I	Rev	3								

Functional overview

57

By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the lowpower run mode.

• Stop 0, Stop 1 and Stop 2 modes

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the V_{CORE} domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the V_{CORE} domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.

Standby mode

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in Standby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE). The system clock after wakeup is MSI up to 8 MHz.



• Shutdown mode

The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the HSI16, the MSI, the LSI and the HSE oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2 and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper).

The system clock after wakeup is MSI at 4 MHz.

28/208



					Stop			p 2	Stan		Shute	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU	Y	-	Y	-	-	-	-	-	-	-	-	-	-
Flash memory (up to 256 KB)	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	-	-	-	-	-	-	-	-	-
SRAM1 (48 KB)	Y	Y ⁽³⁾	Y	Y ⁽³⁾	Y	-	Y	-	-	-	-	-	-
SRAM2 (16 KB)	Y	Y ⁽³⁾	Y	Y ⁽³⁾	Υ	-	Y	-	O ⁽⁴⁾	-	-	-	-
Quad SPI	0	0	0	0	-	-	-	-	-	-	-	-	-
Backup Registers	Y	Y	Y	Y	Y	-	Y	-	Y	-	Y	-	Y
Brown-out reset (BOR)	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	-	-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	-	-
Peripheral Voltage Monitor (PVMx; x=1,3,4)	0	0	0	0	0	0	0	0	-	-	-	-	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	0	0	0	0	(5)	-	(5)	-	-	-	-	-	-
Oscillator RC48	0	0	-	-	-	-	-	-	-	-	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	-	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-	0	-	0	-	0
Multi-Speed Internal (MSI)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock Security System (CSS)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3
USARTx (x=1,2,3)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	-	-	-	-	-	-	-

Table 5. Functionalities depending on the working mode⁽¹⁾



					Stop		Sto			ndby	-	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
Low-power UART (LPUART)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	-	-	-	-	-
I2Cx (x=1,2)	0	0	0	0	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-	-	-	-
I2C3	0	0	0	0	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-	-
SPIx (x=1,2,3)	0	0	0	0	-	-	-	-	-	-	-	-	-
CAN	0	0	0	0	-	-	-	-	-	-	-	-	-
SDMMC1	0	0	0	0	-	-	-	-	-	-	-	-	-
SWPMI1	0	0	0	0	-	0	-	-	-	-	-	-	-
SAIx (x=1)	0	0	0	0	-	-	-	-	-	-	-	-	-
ADCx (x=1)	0	0	0	0	-	-	-	-	-	-	-	-	-
DAC1	0	0	0	0	0	-	-	-	-	-	-	-	-
VREFBUF	0	0	0	0	0	-	-	-	-	-	-	-	-
OPAMPx (x=1)	0	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x=1,2)	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-	-	-	-	-	-	-
Timers (TIMx)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low-power timer 1 (LPTIM1)	0	0	0	0	0	0	0	0	-	-	-	-	-
Low-power timer 2 (LPTIM2)	0	0	0	0	0	0	-	-	-	-	-	-	-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-	-	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-	-	-
Random number generator (RNG)	O ⁽⁸⁾	O ⁽⁸⁾	-	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	-	-	-	-	I	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(9)	5 pins (10)	(11)	5 pins (10)	-

		(4)	
Table 5. Functionalities depending	g on the working	g mode ⁽¹⁾	(continued)

30/208



- 1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR_CR3 register.
- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- 6. UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V_{DD} is not present.

An internal VBAT battery charging circuit is embedded and can be activated when V_{DD} is present.

Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

3.10 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, low-power run and sleep, Stop 0, Stop 1 and Stop 2 modes.



Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
	TIMx	Timers synchronization or chaining	Υ	Y	Υ	Y	-	-
TIMx	ADCx DAC1	Conversion triggers	Y	Y	Y	Y	-	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	Y	-	-
	COMPx	Comparator output blanking	Y	Υ	Y	Y	-	-
TIM15/TIM16	IRTIM	Infrared interface output generation	Y	Υ	Y	Y	-	-
СОМРх	TIM1 TIM2	Timer input channel, trigger, break from analog signals comparison	Y	Y	Y	Y	-	-
COMPX	LPTIMERx	Low-power timer triggered by analog signals comparison	Y	Y	Y	Y	Y	Y (1)
ADCx	TIM1	Timer triggered by analog watchdog	Y	Υ	Y	Y	-	-
	TIM16	Timer input channel from RTC events	Υ	Y	Y	Y	-	-
RTC	LPTIMERx	Low-power timer triggered by RTC alarms or tampers	Y	Y	Y	Y	Y	Y (1)
All clocks sources (internal and external)	TIM2 TIM15, 16	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1 TIM15,16	Timer break	Y	Y	Y	Y	-	-
	TIMx	External trigger	Y	Y	Y	Y	-	-
GPIO	LPTIMERx	External trigger	Y	Y	Y	Y	Y	Y (1)
	ADCx DAC1	Conversion external trigger	Y	Y	Y	Y	-	-

1. LPTIM1 only.



3.11 Clocks and startup

The clock controller (see *Figure 4*) distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock source:** four different clock sources can be used to drive the master clock SYSCLK:
 - 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply a PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. The MSI can supply a PLL.
 - System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency at 80 MHz.
- **RC48 with clock recovery system (HSI48)**: internal RC48 MHz clock source can be used to drive the SDMMC or the RNG peripherals. This clock can be output on the MCO.
- **Auxiliary clock source:** two ultralow-power clock sources that can be used to drive the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
 - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock accuracy is ±5% accuracy.
- **Peripheral clock sources:** Several peripherals (SDMMC, RNG, SAI, USARTs, I2Cs, LPTimers, ADC, SWPMI) have their own independent clock whatever the system clock. Two PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the SDMMC/RNG and the SAI.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software



interrupt is generated if enabled. LSE failure can also be detected and generated an interrupt.

- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application. Low frequency clocks (LSI, LSE) are available down to Stop 1 low power state.
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes down to Standby mode. LSE can also be output on LSCO in Shutdown mode. LSCO is not available in VBAT mode.

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 80 MHz.






Figure 4. Clock tree



3.12 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.13 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 7: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 14 independently configurable channels (requests)
- Each channel is connected to dedicated hardware DMA requests, software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 7. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	7	7



3.14 Interrupts and events

3.14.1 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 67 maskable interrupt channels plus the 16 interrupt lines of the $Cortex^{@}$ -M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.14.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 37 edge detector lines used to generate interrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines.



3.15 Analog to digital converter (ADC)

The device embeds a successive approximation analog-to-digital converter with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
 - Down to 18.75 ns sampling time
 - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 16 external channels.
- 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, DAC1_OUT1 and DAC1_OUT2.
- One external reference pin is available on some package, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - ADC supports multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching

3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN17 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.



Calibration value name	Description	Memory address		
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0 V (\pm 10 mV)$	0x1FFF 75A8 - 0x1FFF 75A9		
TS_CAL2	TS ADC raw data acquired at a temperature of 130 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0 V (\pm 10 mV)$	0x1FFF 75CA - 0x1FFF 75CB		

Table 8. Temperature sensor calibration values

3.15.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

Table 9. Internal voltage reference calibra	tion values
---	-------------

3.15.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN18. As the V_{BAT} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.16 Digital to analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.



This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.17 Voltage reference buffer (VREFBUF)

The STM32L431xx devices embed an voltage reference buffer which can be used as voltage reference for ADCs, DAC and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports two voltages:

- 2.048 V
- 2.5 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available.




Figure 5. Voltage reference buffer



3.18 Comparators (COMP)

The STM32L431xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

3.19 Operational amplifier (OPAMP)

The STM32L431xx embeds one operational amplifier with external or internal follower routing and PGA capability.

The operational amplifier features:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.20 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.



The main features of the touch sensing controller are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 21 capacitive sensing channels
- Up to 3 capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to 3 capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library
- Note: The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

3.21 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.22 Timers and watchdogs

The STM32L431xx includes one advanced control timers, up to five general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	3
General- purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1

Table 10. Timer feature comparison

42/208



				•	•		
Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM16	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 10. Timer feature comparison (continued)

3.22.1 Advanced-control timer (TIM1)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in *Section 3.22.2*) using the same architecture, so the advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.



3.22.2 General-purpose timers (TIM2, TIM15, TIM16)

There are up to three synchronizable general-purpose timers embedded in the STM32L431xx (see *Table 10* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

• TIM2

It is a full-featured general-purpose timer:

TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler.

This timer features 4 independent channels for input capture/output compare, PWM or one-pulse mode output. It can work with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

It has independent DMA request generation and support quadrature encoder.

• TIM15 and 16

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 has 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.22.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

3.22.4 Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by LSE, LSI or an external clock. They are able to wakeup the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.



This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

3.22.5 Infrared interface (IRTIM)

The STM32L431xx includes one infrared interface (IRTIM). It can be used with an infrared LED to perform remote control functions. It uses TIM15 and TIM16 output channels to generate output signal waveforms on IR_OUT pin.

3.22.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.22.7 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.22.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source



3.23 Real-time clock (RTC) and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.



3.24 Inter-integrated circuit interface (I²C)

The device embeds three I2C. Refer to *Table 11: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 4: Clock tree.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 11. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х	Х
Wakeup from Stop 2 mode on address match	-	-	Х

1. X: supported



3.25 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32L431xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 10Mbit/s.

USART1, USART2 and USART3 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3) to wake up the MCU from Stop mode using baudrates up to 204 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

All USART interfaces can be served by the DMA controller.

USART modes/features ⁽¹⁾	USART1	USART2	USART3	LPUART1
Hardware flow control for modem	Х	Х	Х	Х
Continuous communication using DMA	Х	Х	Х	Х
Multiprocessor communication	Х	Х	Х	Х
Synchronous mode	Х	Х	Х	-
Smartcard mode	Х	Х	Х	-
Single-wire half-duplex communication	Х	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х	-
LIN mode	Х	Х	Х	-
Dual clock domain	Х	Х	Х	Х
Wakeup from Stop 0 / Stop 1 modes	Х	Х	Х	Х
Wakeup from Stop 2 mode	-	-	-	Х
Receiver timeout interrupt	Х	Х	Х	-
Modbus communication	Х	Х	Х	-
Auto baud rate detection		X (4 modes)		-
Driver Enable	Х	Х	Х	Х
LPUART/USART data length		7, 8 a	nd 9 bits	•

Table 12. STM32L431xx USART/LPUART features

1. X = supported.



3.26 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.



3.27 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 40 Mbits/s in master and up to 24 Mbits/s slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

3.28 Serial audio interfaces (SAI)

The device embeds 1 SAI. Refer to *Table 13: SAI implementation* for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
 - Overrun and underrun detection.
 - Anticipated frame synchronization signal detection in slave mode.
 - Late frame synchronization signal detection in slave mode.
 - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
 - Errors.
 - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.



SAI features	Support ⁽¹⁾
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	Х
Mute mode	Х
Stereo/Mono audio frame capability.	Х
16 slots	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х
FIFO Size	X (8 Word)
SPDIF	Х

Table 13. SAI implementation

1. X: supported

3.29 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

3.30 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.



The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s
- Transmission
 - Three transmit mailboxes
 - Configurable transmit priority
- Reception
 - Two receive FIFOs with three stages
 - 14 Scalable filter banks
 - Identifier list feature
 - Configurable FIFO overrun
 - Time-triggered communication option
 - Disable automatic retransmission mode
 - 16-bit free running timer
 - Time Stamp sent in last two data bytes
- Management
 - Maskable interrupts
 - Software-efficient mailbox mapping at a unique address space

3.31 Secure digital input/output and MultiMediaCards Interface (SDMMC)

The card host interface (SDMMC) provides an interface between the APB peripheral bus and MultiMediaCards (MMCs), SD memory cards and SDIO cards.

The SDMMC features include the following:

- Full compliance with MultiMediaCard System Specification Version 4.2. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
- Full compatibility with previous versions of MultiMediaCards (forward compatibility)
- Full compliance with SD Memory Card Specifications Version 2.0
- Full compliance with SD I/O Card Specification Version 2.0: card support for two different databus modes: 1-bit (default) and 4-bit
- Data transfer up to 48 MHz for the 8 bit mode
- Data write and read with DMA capability

3.32 Clock recovery system (CRS)

The STM32L431xx devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.



3.33 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory

Both throughput and capacity can be increased two-fold using dual-flash mode, where two Quad SPI flash memories are accessed simultaneously.

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- Dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two flash memories in parallel.
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error



3.34 Development support

3.34.1 Serial wire JTAG debug port (SWJ-DP)

The Arm[®] SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.34.2 Embedded Trace Macrocell™

The Arm[®] Embedded Trace Macrocell[™] provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L431xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell[™] operates with third party debugger software tools.



4 Pinouts and pin description




Figure 6. STM32L431Vx LQFP100 pinout⁽¹⁾



	1	2	3	4	5	6	7	8	9	10	11	12	
A	PE3	PE1	PB8	PH3/BOOT0	PD7	PD5	PB4	PB3	PA15	PA14	PA13	PA12	
в	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11	
с	PC13	PE5	PE0	VDD	PB5			PD2	PD0	PC11	VDD	PA10	
D	PC14- OSC32_IN	PE6	VSS							PA9	PA8	PC9	
E	PC15- OSC32_OUT	VBAT	vss							PC8	PC7	PC6	
F	PH0-OSC_IN	VSS			UFBGA100						VSS	VSS	
G	PH1- OSC_OUT	VDD		_	OI BOATOO						VDD	VDD	
н	PC0	NRST	VDD							PD15	PD14	PD13	
J	VSSA	PC1	PC2							PD12	PD11	PD10	
к	VREF-	PC3	PA2	PA5	PC4		_	PD9	PD8	PB15	PB14	PB13	
L	VREF+	PA0	PA3	PA6	PC5	PB2	PE8	PE10	PE12	PB10	PB11	PB12	
м	VDDA	PA1	PA4	PA7	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15	
												MSv3	3921

Figure 7. STM32L431Vx UFBGA100 ballout⁽¹⁾

1. The above figure shows the package top view.




Figure 8. STM32L431Rx LQFP64 pinout⁽¹⁾



	i igui						Juniou	•
	1	2	3	4	5	6	7	8
A	PC14- OSC32_IN	PC13	PB9	PB4	PB3	PA15	PA14	PA13
В	PC15- OSC32_OUT	VBAT	PB8	PH3/BOOT0	PD2	PC11	PC10	PA12
c	PH0-OSC_IN	VSS	PB7	PB5	PC12	PA10	PA9	PA11
D	PH1- OSC_OUT	VDD	PB6	vss	VSS	vss	PA8	PC9
E	NRST	PC1	PC0	VDD	VDD	VDD	PC7	PC8
F	VSSA/VREF-	PC2	PA2	PA5	PB0	PC6	PB15	PB14
G	PC3	PA0	PA3	PA6	PB1	PB2	PB10	PB13
н	VDDA/VREF+	PA1	PA4	PA7	PC4	PC5	PB11	PB12

Figure 9. STM32L431Rx UFBGA64 ballout⁽¹⁾

1. The above figure shows the package top view.

	 .94.4				~		pinou	•
	1	2	3	4	5	6	7	8
A	VDD	PA15	PC12	PD2	PB3	PB7	vss	VDD
В	VSS	PA14	PC11	PB4	PB6	PB9	VBAT	PC13
c	PA12	PA13	PC10	PB5	PH3/BOOT0	PB8	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA9	PA10	PA11	PC4	PC0	NRST	PH1- OSC_OUT	PH0-OSC_IN
E	PC7	PC9	PA8	PC5	PA4	PC3	PC2	PC1
F	PC6	PB15	PC8	PB0	PA5	PA2	PA0	VSSA/VREF-
G	PB14	PB13	PB12	PB2	PA6	PA3	PA1	VDDA/VREF+
н	VDD	VSS	PB11	PB10	PB1	PA7	VDD	VSS


Figure 10. STM32L431Rx WLCSP64 pinout ⁽¹⁾
--

1. The above figure shows the package top view.


Figure 11. STM32L431Cx WLCSP49 pinout⁽¹⁾

	1	2	3	4	5	6	7
A	VDD	PA14	PB3	PB4	PH3/BOOT0	VSS	VDD
В	vss	PA13	PA15	PB5	PB8	VBAT	PC13
c	PA11	PA10	PA12	PB6	PB9	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA8	PA9	PB15	PB7	NRST	PH1- OSC_OUT	PH0-OSC_IN
E	PB14	PB13	PB10	PA3	PA2	PC3	VSSA/VREF-
F	PB12	PB11	PA7	PA6	PA5	PA0	VDDA/VREF+
G	VDD	vss	PB2	PB1	PB0	PA4	PA1





1. The above figure shows the package top view.








Figure 14. STM32L431Kx UFQFPN32 pinout⁽¹⁾

1. The above figure shows the package top view.

Na	ime	Abbreviation	Definition
Pin r	name	Unless otherwise specified in reset is the same as the actu	brackets below the pin name, the pin function during and after al pin name
		S	Supply pin
Pin	type	I	Input only pin
		I/O	Input / output pin
		FT	5 V tolerant I/O
		TT	3.6 V tolerant I/O
		RST	Bidirectional reset pin with embedded weak pull-up resistor
I/O str	ructure		Option for TT or FT I/Os
		_f ⁽¹⁾	I/O, Fm+ capable
		a ⁽²⁾	I/O, with Analog switch function supplied by V{DDA}
No	otes	Unless otherwise specified by	y a note, all I/Os are set as analog inputs during and after reset.
Pin	Alternate functions	Functions selected through C	SPIOx_AFR registers
functions	Additional functions	Functions directly selected/e	nabled through peripheral registers

Table 14. Legend/abbreviations used in the pinout table

1. The related I/O structures in *Table 15* are: FT_f, FT_fa.

2. The related I/O structures in *Table 15* are: FT_a, FT_fa, TT_a.



			Pi	n Nu	mbe	ər			5.011102		-		Pin function	IS
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	-	-	1	B2	PE2	I/O	FT	-	TRACECK, TSC_G7_IO1, SAI1_MCLK_A, EVENTOUT	-
-	-	-	-	-	-	-	2	A1	PE3	I/O	FT	-	TRACED0, TSC_G7_IO2, SAI1_SD_B, EVENTOUT	-
-	-	-	I	-	-	-	3	B1	PE4	I/O	FT	-	TRACED1, TSC_G7_IO3, SAI1_FS_A, EVENTOUT	-
-	-	-	-	-	-	-	4	C2	PE5	I/O	FT	-	TRACED2, TSC_G7_IO4, SAI1_SCK_A, EVENTOUT	-
-	-	-	-	-	-	-	5	D2	PE6	I/O	FT	-	TRACED3, SAI1_SD_A, EVENTOUT	RTC_TAMP3, WKUP3
-	1	1	B6	B7	1	B2	6	E2	VBAT	S	-	-	-	-
-	2	2	B7	B8	2	A2	7	C1	PC13	I/O	FT	(1) (2)	EVENTOUT	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
2	3	3	C7	C8	3	A1	8	D1	PC14- OSC32_I N (PC14)	I/O	FT	(1) (2)	EVENTOUT	OSC32_IN
3	4	4	C6	C7	4	B1	9	E1	PC15- OSC32_ OUT (PC15)	I/O	FT	(1) (2)	EVENTOUT	OSC32_OUT
-	-	-	-	-	-	-	10	F2	VSS	S	-	-	-	-
-	-	-	-	-	-	-	11	G2	VDD	S	-	-	-	-
-	5	5	D7	D8	5	C1	12	F1	PH0- OSC_ IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
-	6	6	D6	D7	6	D1	13	G1	PH1- OSC_ OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
4	7	7	D5	D6	7	E1	14	H2	NRST	I/O	RST	-	-	-



			Pi	n Nu	mbe	ər			Pin name				Pin function	IS
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	(function after reset)		I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	D5	8	E3	15	H1	PC0	I/O	FT_fa	-	LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LPTIM2_IN1, EVENTOUT	ADC1_IN1
-	-	I	-	E8	9	E2	16	J2	PC1	I/O	FT_fa	-	LPTIM1_OUT, I2C3_SDA, LPUART1_TX, EVENTOUT	ADC1_IN2
-	-	-	-	E7	10	F2	17	J3	PC2	I/O	FT_a	-	LPTIM1_IN2, SPI2_MISO, EVENTOUT	ADC1_IN3
-	-	-	E6	E6	11	G1	18	K2	PC3	I/O	FT_a	-	LPTIM1_ETR, SPI2_MOSI, SAI1_SD_A, LPTIM2_ETR, EVENTOUT	ADC1_IN4
-	I	-	-	I	-	1	19	J1	VSSA	S	-	-	-	-
-	-	-	-	-	-	-	20	K1	VREF-	S	-	-	-	-
-	8	8	E7	F8	12	F1	-	-	VSSA/ VREF-	S	-	-	-	-
-	-	-	-	-	-	-	21	L1	VREF+	S	-	-	-	VREFBUF_ OUT
-	-	-	-	-	-	-	22	M1	VDDA	S	-	-	-	-
5	9	9	F7	G8	13	H1	-	-	VDDA/ VREF+	S	-	-	-	-
-	10	10	F6	F7	14	G2	23	L2	PA0	I/O	FT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, SAI1_EXTCLK, TIM2_ETR, EVENTOUT	OPAMP1_ VINP, COMP1_INM, ADC1_IN5, RTC_TAMP2, WKUP1
6	-	-	-	-	-	-	-	-	PA0/ CK_IN	I/O	FT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, SAI1_EXTCLK, TIM2_ETR, EVENTOUT	OPAMP1_ VINP, COMP1_INM, ADC1_IN5, RTC_TAMP2, WKUP1, CK_IN
7	11	11	G7	G7	15	H2	24	M2	PA1	I/O	FT_a	-	TIM2_CH2, I2C1_SMBA, SPI1_SCK, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	OPAMP1_ VINM, COMP1_INP, ADC1_IN6

Table 15. STM32L431xx pin definitions (continued)



61/208

			Pi	n Nu	mbe	ər				•			Pin function	IS
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
8	12	12	E5	F6	16	F3	25	K3	PA2	I/O	FT_a	-	TIM2_CH3, USART2_TX, LPUART1_TX, QUADSPI_BK1_NCS, COMP2_OUT, TIM15_CH1, EVENTOUT	COMP2_INM, ADC1_IN7, WKUP4, LSCO
9	13	13	E4	G6	17	G3	26	L3	PA3	I/O	TT_a	-	TIM2_CH4, USART2_RX, LPUART1_RX, QUADSPI_CLK, SAI1_MCLK_A, TIM15_CH2, EVENTOUT	OPAMP1_ VOUT, COMP2_INP, ADC1_IN8
-	-	-	-	H8	18	C2	27	E3	VSS	S	-	-	-	-
-	-	-	-	H7	19	D2	28	H3	VDD	S	-	-	-	-
10	14	14	G6	E5	20	H3	29	М3	PA4	I/O	TT_a	-	SPI1_NSS, SPI3_NSS, USART2_CK, SAI1_FS_B, LPTIM2_OUT, EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN9, DAC1_OUT1
11	15	15	F5	F5	21	F4	30	K4	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, LPTIM2_ETR, EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN10, DAC1_OUT2
12	16	16	F4	G5	22	G4	31	L4	PA6	I/O	FT_a	-	TIM1_BKIN, SPI1_MISO, COMP1_OUT, USART3_CTS, LPUART1_CTS, QUADSPI_BK1_IO3, TIM1_BKIN_COMP2, TIM16_CH1, EVENTOUT	ADC1_IN11
13	17	17	F3	H6	23	H4	32	M4	PA7	I/O	FT_fa	-	TIM1_CH1N, I2C3_SCL, SPI1_MOSI, QUADSPI_BK1_IO2, COMP2_OUT, EVENTOUT	ADC1_IN12
-	-	-	-	D4	24	H5	33	K5	PC4	I/O	FT_a	-	USART3_TX, EVENTOUT	COMP1_INM, ADC1_IN13
-	-	-	_	E4	25	H6	34	L5	PC5	I/O	FT_a	-	USART3_RX, EVENTOUT	COMP1_INP, ADC1_IN14, WKUP5

Table 15. STM32L431xx pin definitions (continued)





			Pi	n Nu	mbe					•			Pin function	IS
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
14	18	18	G5	F4	26	F5	35	M5	PB0	I/O	FT_a	-	TIM1_CH2N, SPI1_NSS, USART3_CK, QUADSPI_BK1_IO1, COMP1_OUT, SAI1_EXTCLK, EVENTOUT	ADC1_IN15
15	19	19	G4	H5	27	G5	36	M6	PB1	I/O	FT_a	-	TIM1_CH3N, USART3_RTS_DE, LPUART1_RTS_DE, QUADSPI_BK1_IO0, LPTIM2_IN1, EVENTOUT	COMP1_INM, ADC1_IN16
-	20	20	G3	G4	28	G6	37	L6	PB2	I/O	FT_a	-	RTC_OUT, LPTIM1_OUT, I2C3_SMBA, EVENTOUT	COMP1_INP
-	-	-	-	-	-	-	38	M7	PE7	I/O	FT	-	TIM1_ETR, SAI1_SD_B, EVENTOUT	-
-	-	-	-	-	-	-	39	L7	PE8	I/O	FT	-	TIM1_CH1N, SAI1_SCK_B, EVENTOUT	-
-	-	-	-	-	-	-	40	M8	PE9	I/O	FT	-	TIM1_CH1, SAI1_FS_B, EVENTOUT	-
-	-	-	-	-	-	-	41	L8	PE10	I/O	FT	-	TIM1_CH2N, TSC_G5_IO1, QUADSPI_CLK, SAI1_MCLK_B, EVENTOUT	-
-	-	-	-	-	-	-	42	M9	PE11	I/O	FT	-	TIM1_CH2, TSC_G5_IO2, QUADSPI_BK1_NCS, EVENTOUT	-
-	-	-	-	-	-	-	43	L9	PE12	I/O	FT	-	TIM1_CH3N, SPI1_NSS, TSC_G5_IO3, QUADSPI_BK1_IO0, EVENTOUT	-
-	-	-	-	-	-	-	44	M10	PE13	I/O	FT	-	TIM1_CH3, SPI1_SCK, TSC_G5_IO4, QUADSPI_BK1_IO1, EVENTOUT	-
-	-	-	-	-	-	-	45	M11	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_COMP2, SPI1_MISO, QUADSPI_BK1_IO2, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)



63/208

			Pi	n Nu	mbe	ər			-	-	<u> </u>		Pin function	S
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	-	-	46	M12	PE15	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, EVENTOUT	-
-	21	21	E3	H4	29	G7	47	L10	PB10	I/O	FT_f	-	TIM2_CH3, I2C2_SCL, SPI2_SCK, USART3_TX, LPUART1_RX, TSC_SYNC, QUADSPI_CLK, COMP1_OUT, SAI1_SCK_A, EVENTOUT	-
-	22	22	F2	H3	30	H7	48	L11	PB11	I/O	FT_f	-	TIM2_CH4, I2C2_SDA, USART3_RX, LPUART1_TX, QUADSPI_BK1_NCS, COMP2_OUT, EVENTOUT	-
16	23	23	G2	H2	31	D6	49	F12	VSS	S	-	-	-	-
17	24	24	G1	H1	32	E6	50	G12	VDD	S	-	-	-	-
-	25	25	F1	G3	33	H8	51	L12	PB12	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1, SWPMI1_IO, SAI1_FS_A, TIM15_BKIN, EVENTOUT	-
-	26	26	E2	G2	34	G8	52	K12	PB13	I/O	FT_f	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, SWPMI1_TX, SAI1_SCK_A, TIM15_CH1N, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)



			Pi	n Nu	mbe	ər				-	0		Pin function	S
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	27	27	E1	G1	35	F8	53	K11	PB14	I/O	FT_f	-	TIM1_CH2N, I2C2_SDA, SPI2_MISO, USART3_RTS_DE, TSC_G1_IO3, SWPMI1_RX, SAI1_MCLK_A, TIM15_CH1, EVENTOUT	-
-	28	28	D3	F2	36	F7	54	K10	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, SPI2_MOSI, TSC_G1_IO4, SWPMI1_SUSPEND, SAI1_SD_A, TIM15_CH2, EVENTOUT	-
-	-	-	-	-	-	-	55	K9	PD8	I/O	FT	-	USART3_TX, EVENTOUT	-
-	-	-	-	-	-	-	56	K8	PD9	I/O	FT	-	USART3_RX, EVENTOUT	-
-	-	-	-	-	-	-	57	J12	PD10	I/O	FT	-	USART3_CK, TSC_G6_IO1, EVENTOUT	-
-	-	-	-	-	-	-	58	J11	PD11	I/O	FT	-	USART3_CTS, TSC_G6_IO2, LPTIM2_ETR, EVENTOUT	-
-	-	-	-	-	-	-	59	J10	PD12	I/O	FT	-	USART3_RTS_DE, TSC_G6_IO3, LPTIM2_IN1, EVENTOUT	-
-	-	-	-	-	-	-	60	H12	PD13	I/O	FT	-	TSC_G6_IO4, LPTIM2_OUT, EVENTOUT	-
-	-	-	-	-	-	-	61	H11	PD14	I/O	FT	-	EVENTOUT	-
-	-	-	-	-	-	-	62	H10	PD15	I/O	FT	-	EVENTOUT	-
-	-	-	-	F1	37	F6	63	E12	PC6	I/O	FT	-	TSC_G4_IO1, SDMMC1_D6, EVENTOUT	-
-	-	-	-	E1	38	E7	64	E11	PC7	I/O	FT	-	TSC_G4_IO2, SDMMC1_D7, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)



			Pi	n Nu	mbe	ər				•			Pin function	s
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	F3	39	E8	65	E10	PC8	I/O	FT	-	TSC_G4_IO3, SDMMC1_D0, EVENTOUT	-
-	-	-	-	E2	40	D8	66	D12	PC9	I/O	FT	-	TSC_G4_IO4, SDMMC1_D1, EVENTOUT	-
18	29	29	D1	E3	41	D7	67	D11	PA8	I/O	FT	-	MCO, TIM1_CH1, USART1_CK, SWPMI1_IO, SAI1_SCK_A, LPTIM2_OUT, EVENTOUT	-
19	30	30	D2	D1	42	C7	68	D10	PA9	I/O	FT_f	-	TIM1_CH2, I2C1_SCL, USART1_TX, SAI1_FS_A, TIM15_BKIN, EVENTOUT	-
20	31	31	C2	D2	43	C6	69	C12	PA10	I/O	FT_f	-	TIM1_CH3, I2C1_SDA, USART1_RX, SAI1_SD_A, EVENTOUT	-
21	32	32	C1	D3	44	C8	70	B12	PA11	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, SPI1_MISO, COMP1_OUT, USART1_CTS, CAN1_RX, TIM1_BKIN2_COMP1, EVENTOUT	-
22	33	33	C3	C1	45	B8	71	A12	PA12	I/O	FT	-	TIM1_ETR, SPI1_MOSI, USART1_RTS_DE, CAN1_TX, EVENTOUT	-
23	34	34	B2	C2	46	A8	72	A11	PA13 (JTMS- SWDIO)	I/O	FT	(3)	JTMS-SWDIO, IR_OUT, SWPMI1_TX, SAI1_SD_B, EVENTOUT	-
-	35	35	B1	B1	47	D5	-	-	VSS	S	-	-	-	-
-	36	36	A1	A1	48	E5	73	C11	VDD	S	-	-	-	-
-	-	-	-	-	-	-	74	F11	VSS	S	-	-	-	-
-	-	-	-	-	-	-	75	G11	VDD	S	-	-	-	-
24	37	37	A2	B2	49	A7	76	A10	PA14 (JTCK- SWCLK)	I/O	FT	(3)	JTCK-SWCLK, LPTIM1_OUT, I2C1_SMBA, SWPMI1_RX, SAI1_FS_B, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)

66/208



	Pin Number								Pin name				Pin function	s
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	(function after 2 reset) <u></u>		I/O structure	Notes	Alternate functions	Additional functions
25	38	38	В3	A2	50	A6	77	A9	PA15 (JTDI)	I/O	FT	(3)	JTDI, TIM2_CH1, TIM2_ETR, USART2_RX, SPI1_NSS, SPI3_NSS, USART3_RTS_DE, TSC_G3_IO1, SWPMI1_SUSPEND, EVENTOUT	-
-	-	-	-	C3	51	B7	78	B11	PC10	I/O	FT	-	SPI3_SCK, USART3_TX, TSC_G3_IO2, SDMMC1_D2, EVENTOUT	-
-	-	-	I	В3	52	B6	79	C10	PC11	I/O	FT	-	SPI3_MISO, USART3_RX, TSC_G3_IO3, SDMMC1_D3, EVENTOUT	-
-	-	-	-	A3	53	C5	80	B10	PC12	I/O	FT	-	SPI3_MOSI, USART3_CK, TSC_G3_IO4, SDMMC1_CK, EVENTOUT	-
-	-	-	-	-	-	-	81	C9	PD0	I/O	FT	-	SPI2_NSS, CAN1_RX, EVENTOUT	-
-	-	-	-	-	-	-	82	B9	PD1	I/O	FT	-	SPI2_SCK, CAN1_TX, EVENTOUT	-
-	-	-	-	A4	54	B5	83	C8	PD2	I/O	FT	-	USART3_RTS_DE, TSC_SYNC, SDMMC1_CMD, EVENTOUT	-
-	-	-	-	-	-	-	84	B8	PD3	I/O	FT	-	SPI2_MISO, USART2_CTS, QUADSPI_BK2_NCS, EVENTOUT	-
-	-	-	-	-	-	-	85	В7	PD4	I/O	FT	-	SPI2_MOSI, USART2_RTS_DE, QUADSPI_BK2_IO0, EVENTOUT	-
-	-	-	-	-	-	-	86	A6	PD5	I/O	FT	-	USART2_TX, QUADSPI_BK2_IO1, EVENTOUT	-
-	-	-	-	-	-	-	87	B6	PD6	I/O	FT	-	USART2_RX, QUADSPI_BK2_IO2, SAI1_SD_A, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)



	Pin Number									•			Pin function	IS
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	-	-	88	A5	PD7	I/O	FT	-	USART2_CK, QUADSPI_BK2_IO3, EVENTOUT	-
26	39	39	A3	A5	55	A5	89	A8	PB3 (JTDO- TRACE SWO)	I/O	FT_a	(3)	JTDO-TRACESWO, TIM2_CH2, SPI1_SCK, SPI3_SCK, USART1_RTS_DE, SAI1_SCK_B, EVENTOUT	COMP2_INM
27	40	40	A4	Β4	56	A4	90	A7	PB4 (NJTRST)	I/O	FT_fa	(3)	NJTRST, I2C3_SDA, SPI1_MISO, SPI3_MISO, USART1_CTS, TSC_G2_IO1, SAI1_MCLK_B, EVENTOUT	COMP2_INP
28	41	41	B4	C4	57	C4	91	C5	PB5	I/O	FT	-	LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, USART1_CK, TSC_G2_IO2, COMP2_OUT, SAI1_SD_B, TIM16_BKIN, EVENTOUT	-
29	42	42	C4	В5	58	D3	92	B5	PB6	I/O	FT_fa	-	LPTIM1_ETR, I2C1_SCL, USART1_TX, TSC_G2_IO3, SAI1_FS_B, TIM16_CH1N, EVENTOUT	COMP2_INP
30	43	43	D4	A6	59	C3	93	B4	PB7	I/O	FT_fa	-	LPTIM1_IN2, I2C1_SDA, USART1_RX, TSC_G2_IO4, EVENTOUT	Comp2_INM, PVD_IN
31	44	44	A5	C5	60	B4	94	A4	PH3/ BOOT0	I/O	FT	-	EVENTOUT	BOOT0
-	45	45	В5	C6	61	В3	95	A3	PB8	I/O	FT_f	-	I2C1_SCL, CAN1_RX, SDMMC1_D4, SAI1_MCLK_A, TIM16_CH1, EVENTOUT	-
-	46	46	C5	B6	62	A3	96	B3	PB9	I/O	FT_f	-	IR_OUT, I2C1_SDA, SPI2_NSS, CAN1_TX, SDMMC1_D5, SAI1_FS_A, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)

68/208



			Pi	n Nu	mbe	ər					0	Pin functions						
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions				
-	-	-	-	-	-	-	97	C3	PE0	I/O	FT	-	TIM16_CH1, EVENTOUT	-				
-	-	-	-	-	-	-	98	A2	PE1	I/O	FT	-	EVENTOUT	-				
32	47	47	A6	A7	63	D4	99	D3	VSS	S	-	-	-	-				
1	48	48	A7	A8	64	E4	100	C4	VDD	S	-	-	-	-				

Table 15. STM32L431xx pin definitions (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
 The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).

After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0394 reference manual.


3. After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.



	AF7	USART1/ USART2/ USART3	USART2_CTS	USART2_RTS_ DE	USART2_TX	USART2_RX	USART2_CK	I	USART3_CTS	I	USART1_CK	USART1_TX	USART1_RX	USART1_CTS	USART1_RTS_ DE	I	I	USART3_RTS_ DE
	AF6	SP13	1	ر -	1	1	SPI3_NSS	1	COMP1_OUT	1	1	1	ı	COMP1_OUT	ر -	1	1	SPI3_NSS
	AF5	SPI1/SPI2	1	SPI1_SCK	ı	1	SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI	ı	ı	ı	SPI1_MISO	SPI1_MOSI	1	ı	SPI1_NSS
AF0 to AF7 ⁽¹⁾	AF4	I2C1/I2C2/I2C3	I	I2C1_SMBA	I	I	I	I	I	I2C3_SCL	I	I2C1_SCL	I2C1_SDA	I	I	I	I2C1_SMBA	I
Table 16. Alternate function AF0 to AF7 ⁽¹⁾	AF3	USART2	ı	I	I	I	I	I	I	I	I	I	I	I	I	I	I	USART2_RX
Table 16. Alte	AF2	TIM1/TIM2	I	I	I	I	I	TIM2_ETR	I	I	I	I	I	TIM1_BKIN2	I	I	I	TIM2_ETR
	AF1	TIM1/TIM2/ LPTIM1	TIM2_CH1	TIM2_CH2	TIM2_CH3	TIM2_CH4	I	TIM2_CH1	TIM1_BKIN	TIM1_CH1N	TIM1_CH1	TIM1_CH2	TIM1_CH3	TIM1_CH4	TIM1_ETR	IR_OUT	LPTIM1_OUT	TIM2_CH1
	AF0	SYS_AF	ı	I	I	I	I	I	I	I	MCO	I	I	I	I	JTMS-SWDIO	JTCK-SWCLK	JTDI
		Port	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	PA8	PA9	PA10	PA11	PA12	PA13	PA14	PA15
		ā									Port A							

Pinouts and pin description

DS11453 Rev 3



57

nued)	
(conti	
AF7 ⁽¹⁾ (continu	
AF0 to	
e function AF0 to AF7	
6. Alternate f	
able 16. A	
abl	

	AF7	USART1/ USART2/ USART3	USART3_CK	USART3_RTS_ DE	1	USART1_RTS_ DE	USART1_CTS	USART1_CK	USART1_TX	USART1_RX	1	1	USART3_TX	USART3_RX	USART3_CK	USART3_CTS	USART3_RTS_ DE	1
	AF6	SPI3	I	L	ı	SPI3_SCK	OSIM_EIAS	ISOM_EIAS		-	-	-	-	ı	1	ı	I	ı
ued)	AF5	AF5 SPI1/SPI2		ı	I	SPI1_SCK	SPI1_MISO	SPI1_MOSI		I	I	SPI2_NSS	SPI2_SCK		SPI2_NSS	SPI2_SCK	SPI2_MISO	SPI2_MOSI
Table 16. Alternate function AF0 to $AF7^{(1)}$ (continued)	AF4	12C1/12C2/12C3	-	L	I2C3_SMBA	I	I2C3_SDA	I2C1_SMBA	I2C1_SCL	I2C1_SDA	I2C1_SCL	I2C1_SDA	I2C2_SCL	I2C2_SDA	I2C2_SMBA	I2C2_SCL	I2C2_SDA	I
function AF0 to	AF3	USART2	-	ı	ı	ı	T	T	I	T	T	-	I	I	TIM1_BKIN_ COMP2	ı	ı	
e 16. Alternate	AF2	TIM1/TIM2		ı	I	I	I	I	I	I	I	I	I	I	I		I	
Tabl	AF1	TIM1/TIM2/ LPTIM1	TIM1_CH2N	TIM1_CH3N	LPTIM1_OUT	TIM2_CH2	I	LPTIM1_IN1	LPTIM1_ETR	LPTIM1_IN2	I	IR_OUT	TIM2_CH3	TIM2_CH4	TIM1_BKIN	TIM1_CH1N	TIM1_CH2N	TIM1_CH3N
	AF0	SYS_AF	ı	I	RTC_OUT	JTDO- TRACESWO	NJTRST	I	I	I	I	I	I	I	I	ı	I	RTC_REFIN
		Port	PBO	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15
		ā			Port B								(- (Port B				



DS11453 Rev 3

Pinouts and pin description

	7	КТ 1/ КТ 2/ КТ 3					3_TX	3_RX					3_TX	3_RX	3_CK			
	AF7	USART1/ USART2/ USART3	'	ı	ı	I	USART3_TX	USART3_RX	ı	1	I	I	USART3_TX	USART3_RX	USART3_CK	I	ı	ı
iued)	AF6	SPI3	I	I	-	T	ı	-	I	ı	T	T	SPI3_SCK	SPI3_MISO	SPI3_MOSI	T	ı	I
	AF5	ZIdS/11dS	-	ı	SPI2_MISO	SDN_2IPS	ı	-	1	ı	-	-	-	T	ı	-	T	ı
Table 16. Alternate function AF0 to $AF7^{(1)}$ (continued)	AF4	12C1/12C2/12C3	I2C3_SCL	I2C3_SDA	-	-	ı	-	ı	ı	-	-	-	ı	ı	I	ı	ı
function AF0 to	AF3	USART2	-	ı	-	-	ı	-	ı	ı	-	-	-	ı	ı	-	ı	ı
e 16. Alternate	AF2	TIM1/TIM2	-	I	-	-	ı	-	-	ı	-	-	-	I	I	-	ı	I
Tabl	AF1	TIM1/TIM2/ LPTIM1	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	ı	-	I	ı	-	-	-	ı	ı		ı	ı
	AF0	34S_AF	-	ı	-	-	ı	-	1	ı	-	-	-	T	ı	-	T	ı
		Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
		ď						Port C								Port C		

Ξ

Pinouts and pin description



Table 16. Alternate function AF0 to AF7 ^{UU} (continued)	AF1 AF2 AF3 AF4 AF5 AF6 AF7	TIM1/TIM2/ TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3 USART2/ USART2/ USART2/ USART2/ USART2/ USART3		SP12_SCK	USART3_RTS_	USART2_CTS	USART2_RTS_ DE	USART2_TX	USART2_RX	USART2_CK	USART3_TX	USART3_RX	USART3_CK	USART3_CTS	- USART3_RTS_
Table 16	AF1		1	1	1	1	1	1	1	1	1	1	1	1	ı
	AF0	SYS_AF		I	I	I	I	I		I	I	I		,	ı
		Port	PDO	PD1	PD2	PD3	PD4	PD5	PD6	Port D PD7	PD8	604	PD10	PD11	PD12

Table 16. Alternate function AF0 to AF7⁽¹⁾ (continued)



ī

ī

ī ī

ī

ī

PEO

Port E

PD15 PD14

ī ī ī ī

ı ī ī ī

ı ī ī

ı ī ī

ı ī ï ī

ī ı.

ı ı ī

ı ı ı

PD13

			Tabl	le 16. Alternate	function AF0 t	Table 16. Alternate function AF0 to $AF7^{(1)}$ (continued)	ued)		
		AFO	AF1	AF2	AF3	AF4	AF5	AF6	AF7
ď	Port	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/12C2/12C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PE1		ı	,	ı	I	1	•	1
	PE2	TRACECK	1	1	ı	I	I		ı
	PE3	TRACED0	I	1	ı	I	I	·	ı
	PE4	TRACED1	1	1	ı	I	I		ı
	PE5	TRACED2	ı	1	ı	I	I		1
	PE6	TRACED3	ı	1	ı	I	I		1
	PE7	ı	TIM1_ETR	,	I	I	I		1
	PE8		TIM1_CH1N	1	ı	I	I		1
Port E	PE9	ı	TIM1_CH1	1	ı	I	I		ı
	PE10		TIM1_CH2N	1	ı	I	I		ı
	PE11	ı	TIM1_CH2	1	I	I	ı	I	1
	PE12		TIM1_CH3N	1		I	SPI1_NSS		ı
	PE13		TIM1_CH3	1	ı	I	SPI1_SCK	ı	ı
	PE14	ı	TIM1_CH4	TIM1_BKIN2	TIM1_BKIN2_ COMP2	I	SPI1_MISO	I	ı
	PE15	ı	TIM1_BKIN	ı	TIM1_BKIN_ COMP1	I	SPI1_MOSI	I	ı
	DHO		1	1		I	1	ı	ı
Port H	PH1		I	I	-	-	I	ı	I
	PH3	ı	I	I	-	I	-	I	I
1. Pleas	e refer to	Please refer to <i>Table 17</i> for AF8 to AF15.	AF15.						

Pinouts and pin description





				Iable 17. Alte	rnate runction	lable 17. Alternate function AF8 to AF15///			
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
۵.	Port	LPUART1	CAN1/TSC	QUADSPI		SDMMC1/ COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PAO	I	ı	I	I	COMP1_OUT	SAI1_EXTCLK	TIM2_ETR	EVENTOUT
	PA1	I	ı	I		I	I	TIM15_CH1N	EVENTOUT
	PA2	LPUART1_TX	ı	QUADSPI_ BK1_NCS		COMP2_OUT	I	TIM15_CH1	EVENTOUT
	PA3	LPUART1_RX	ı	QUADSPI_CLK		I	SAI1_MCLK_A	TIM15_CH2	EVENTOUT
	PA4	1	ı	I	I	ı	SAI1_FS_B	LPTIM2_OUT	EVENTOUT
	PA5	I	ı	I	I	I	-	LPTIM2_ETR	EVENTOUT
	PA6	LPUART1_CTS	1	QUADSPI_ BK1_IO3		TIM1_BKIN_ COMP2	I	TIM16_CH1	EVENTOUT
Port A	PA7	ı	ı	QUADSPI_ BK1_IO2		COMP2_OUT	I	I	EVENTOUT
	PA8	I	ı	I		SWPMI1_IO	SAI1_SCK_A	LPTIM2_OUT	EVENTOUT
	PA9	ı	ı	I		I	SAI1_FS_A	TIM15_BKIN	EVENTOUT
	PA10	ı	I			I	SAI1_SD_A	I	EVENTOUT
	PA11	-	CAN1_RX		I	TIM1_BKIN2_ COMP1	I	I	EVENTOUT
	PA12	I	CAN1_TX		I	I	I	I	EVENTOUT
	PA13	I	ı		I	SWPMI1_TX	SAI1_SD_B	I	EVENTOUT
	PA14	ı	-	I	I	SWPMI1_RX	SAI1_FS_B	I	EVENTOUT
	PA15	1	TSC_G3_101	I		SWPMI1_ SUSPEND	I	ı	EVENTOUT

Table 17. Alternate function AF8 to AF15⁽¹⁾

STM32L431xx



DS11453 Rev 3

75/208

Table 17. Alternate function AF8 to AF15 ⁽¹⁾ (continued)	F9 AF10 AF11 AF12 AF13 AF14 AF15	I/TSC QUADSPI COMP2/ SAI1 TIM2/TIM15/ EVENTOUT SWPMI1 SWPMI1 TIM16/LPTIM2 EVENTOUT	- QUADSPI_ COMP1_OUT SAI1_EXTCLK - EVENTOUT	- QUADSPI LPTIM2_IN1 EVENTOUT BK1_IO0 LPTIM2_IN1 EVENTOUT	EVENTOUT	SAI1_SCK_B - EVENTOUT	32_101 - SAI1_MCLK_B - EVENTOUT	32_102 - COMP2_OUT SAI1_SD_B TIM16_BKIN EVENTOUT	32_103 SAI1_FS_B TIM16_CH1N EVENTOUT	32_104 - EVENTOUT	1_RX - SDMMC1_D4 SAI1_MCLK_A TIM16_CH1 EVENTOUT	1_TX - SDMMC1_D5 SAI1_FS_A - EVENTOUT	SYNC QUADSPI_CLK COMP1_OUT SAI1_SCK_A - EVENTOUT	- QUADSPI_ COMP2_OUT - EVENTOUT	31_101 - SWPMI1_IO SAI1_FS_A TIM15_BKIN EVENTOUT	31_102 - SWPMI1_TX SAI1_SCK_A TIM15_CH1N EVENTOUT	31_103 - SWPMI1_RX SAI1_MCLK_A TIM15_CH1 EVENTOUT	SWPMI1
Table 17. Alternate func	AF9 AF10	CAN1/TSC QUADSPI	- QUADSPI- BK1_IO1	- QUADSPI- BK1_IO0	,	•	TSC_G2_I01 -	TSC_G2_I02 -	TSC_G2_103 -	TSC_G2_104 -	CAN1_RX -	CAN1_TX -	TSC_SYNC QUADSPI_CLK	- QUADSPI_ BK1_NCS	TSC_G1_I01 -	TSC_61_102 -	TSC_G1_I03 -	
	AF8	LPUART1 CAI	-	1 LPUART1_RTS DE	2	-	1	ı	I	1	ı	ı	LPUART1_RX	1 LPUART1_TX	LPUART1_RTS _DE	LPUART1_CTS	1	
		Port	PBO	PB1	PB2	PB3	PB4	PB5	PB6	PB7	Port B PB8	PB9	PB10	PB11	PB12	PB13	PB14	

Pinouts and pin description

57

STM32L431xx

	AF15	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
				μ	Ъ		Ъ	Ъ	Ъ	Ъ Ш	Ъ	Ш	Ъ	Ъ	Ъ	Ш	Ъ	Ш	Ъ	Ъ	Ъ
	AF14	TIM2/TIM15/ TIM16/LPTIM2	LPTIM2_IN1	ı	ı	LPTIM2_ETR	,		,		ı		-	-	,		ı		ı	-	ı
nued)	AF13	SAI1	I	ı	I	SAI1_SD_A	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
able 17. Alternate function AF8 to AF15 ⁽¹⁾ (continued)	AF12	SDMMC1/ COMP1/ COMP2/ SWPMI1	ı	ı	I	I	I	I	SDMMC1_D6	SDMMC1_D7	SDMMC1_D0	SDMMC1_D1	SDMMC1_D2	SDMMC1_D3	SDMMC1_CK	I	I	I	I	1	SDMMC1_ CMD
function AF8 to	AF11															I	I	I	I	I	
e 17. Alternate	AF10	QUADSPI	I	ı	I	I	I	I	I	I	I		I	I	I	I	I	I	I	I	I
Table	AF9	CAN1/TSC	ı	,	I	I	I	I	TSC_G4_101	TSC_G4_102	TSC_G4_103	TSC_G4_104	TSC_G3_102	TSC_G3_103	TSC_G3_104	I	I	I	CAN1_RX	CAN1_TX	TSC_SYNC
	AF8	LPUART1	LPUART1_RX	LPUART1_TX	I	I	I	I	I	I	I	I	-	I	I	I	I	I	I	-	I
		Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15	PD0	PD1	PD2
		۵.		Port C								Port C								Port D	
	5//	,							D	S11	453	Rev	3								

77/208

Pinouts and pin description

	AF15	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
	AF14	TIM2/TIM15/ TIM16/LPTIM2	-			-		ш	ш ,	ш	LPTIM2_ETR E	LPTIM2_IN1 E	LPTIM2_OUT E	ш ,	ш ,	TIM16_CH1 E	ш ,	ш -	- E	
ued)	AF13	SAI1 TI	ı	ı	I	SAI1_SD_A	1	ı	ı	1	-	-	-	1	ı	-	ı	SAI1_MCLK_A	SAI1_SD_B	SAI1_FS_A
Table 17. Alternate function AF8 to AF15 ⁽¹⁾ (continued)	AF12	SDMMC1/ COMP1/ COMP2/ SWPMI1	1	1	1	ı	1	ı	ı	ı	ı	ı	-	ı	ı	ı	ı	-		
unction AF8 to	AF11		ı	I	I	ı	I													1
e 17. Alternate f	AF10	QUADSPI	QUADSPI_BK2 _NCS	QUADSPI_BK2 _100	QUADSPI_BK2 _IO1	QUADSPI_BK2 _IO2	QUADSPI_BK2 _103	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	
Table	AF9	CAN1/TSC	I	I	I	I	I	ı	ı	TSC_G6_101	TSC_G6_IO2	TSC_G6_I03	TSC_G6_I04	ı	I	I	ı	TSC_G7_101	TSC_G7_102	TSC_G7_103
	AF8	LPUART1	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
		Port	PD3	PD4	PD5	PD6	PD7 Port D	PD8	PD9	PD10	PD11	PD12	PD13	PD14	PD15	PEO	PE1	Port E PE2	PE3	PE4
ļ							ă	-										ď		

78/208

DS11453 Rev 3



Pinouts and pin description

STM32L431xx

PE5 PE6 PE7 PE3 PE10 PE11 PE12	TSC_G5_IO4 QUADSPI_BK1 EVENTOUT	TSC_G5_I03 QUADSPI_BK1 - EVENTOUT	- QUADSPI_BK1 EVENTOUT	- QUADSPI_BK1 - C EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
PE5 LPU A PE6 PE6 PE10 PE11 PE11 PE12		03					
			1			,	1
D Bort E	PE13	PE12	PE14	PE15	ЬНО	Port H PH1	PH3

STM32L431xx

Pinouts and pin description

79/208

5

Memory mapping




Figure 15. STM32L431xx memory map

80/208



Bus	Boundary address	Size(bytes)	Peripheral
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5004 0400 - 0x5006 07FF	158 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	Reserved
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
AHB2	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
ANDZ	0x4800 1400 - 0x4800 1BFF	2 KB	Reserved
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
ANDI	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1
	0x4001 5800 - 0x4001 FFFF	42 KB	Reserved
	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4800 - 0x4000 53FF	3 KB	Reserved
۵۵۵۵	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
APB2	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved

Table 18. STM32L431xx memory map and peripheral register boundary addresses⁽¹⁾



	(continu	ued)	
Bus	Boundary address	Size(bytes)	Peripheral
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	SDMMC1
	0x4001 2000 - 0x4001 27FF	2 KB	Reserved
APB2	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
APDZ	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB	VREFBUF
	0x4001 0000 - 0x4001 002F		SYSCFG
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
	0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
	0x4000 7400 - 0x4000 77FF	1 KB	DAC1
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
APB1	0x4000 6800 - 0x4000 6FFF	2 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
	0x4000 6000 - 0x4000 63FF	1 KB	CRS
	0x4000 5C00- 0x4000 5FFF	1 KB	12C3
	0x4000 5800 - 0x4000 5BFF	1 KB	12C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG

Table 18. STM32L431xx memory map and peripheral register boundary addresses⁽¹⁾(continued)

82/208



Table 18. STM32L431xx memory map and peripheral register boundary addresses⁽¹⁾ ______(continued)

Bus	Boundary address	Size(bytes)	Peripheral
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 1800 - 0x4000 27FF	4 KB	Reserved
APB1	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0400- 0x4000 0FFF	3 KB	Reserved
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

1. The gray color is used for reserved boundary addresses.



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 16*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 17.



84/208



6.1.6 Power supply scheme




Figure 18. Power supply scheme

Caution: Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



6.1.7 Current consumption measurement




Figure 19. Current consumption measurement scheme

The I_{DD_ALL} parameters given in *Table 26* to *Table 38* represent the total MCU consumption including the current supplying V_{DD}, V_{DDA} and V_{BAT}.

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics* and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Мах	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V_{DD}, V_{DDA}, V_{BAT})	-0.3	4.0	V
	Input voltage on FT_xxx pins	V _{SS} -0.3	min (V _{DD} , V _{DDA}) + 4.0 ⁽³⁾⁽⁴⁾	
$V_{IN}^{(2)}$	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	V
	Input voltage on any other pins	V _{SS} -0.3	4.0	
ΔV _{DDx}	Variations between different V _{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	mV

Table 19. Voltage characterist

1. All main power (V_{DD} , V_{DDA} , V_{BAT}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

 V_{IN} maximum must always be respected. Refer to Table 20: Current characteristics for the maximum allowed injected current values.

3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.

4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.



5. Include VREF- pin.

Symbol	Ratings	Max	Unit
ΣIV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	140	
∑IV _{SS}	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	140	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V_{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
ΣI	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
Σl _{IO(PIN)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} ⁽³⁾	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5	-5/+0 ⁽⁴⁾	
INJ(PIN)	Injected current on PA4, PA5	-5/0	1
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	25	

Table 20. Current characteristics

1. All main power (V_{DD} , V_{DDA} , V_{BAT}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

3. Positive injection (when $V_{IN} > V_{DDIOx}$) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the maximum allowed input voltage values.

 When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 21. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
Τ _J	Maximum junction temperature	150	°C



6.3 **Operating conditions**

6.3.1 General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	80	
f _{PCLK1}	Internal APB1 clock frequency	-	0	80	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	80	
V _{DD}	Standard operating voltage	-	1.71 (1)	3.6	V
		ADC or COMP used	1.62		
		DAC or OPAMP used	1.8		
V _{DDA}	Analog supply voltage	VREFBUF used	2.4	3.6	V
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0		
V _{BAT}	Backup operating voltage	-	1.55	3.6	V
		TT_xx I/O	-0.3	V _{DDIOx} +0.3	
V _{IN}	I/O input voltage	All I/O except TT_xx	-0.3	Min(Min(V _{DD} , V _{DDA})+3.6 V, 5.5 V) ⁽²⁾⁽³⁾	V
		LQFP100	-	476	
		LQFP64	-	444	
		LQFP48	-	350	
	Power dissipation at	UFBGA100	-	350	
P _D	T _A = 85 °C for suffix 6 or	UFBGA64	-	307	mW
	$T_A = 105 \ ^{\circ}C$ for suffix 7 ⁽⁴⁾	UFQFPN48	-	606	
		UFQFPN32	-	523	
		WLCSP64	-	434	
		WLCSP49	-	416	
	Ambient temperature for the	Maximum power dissipation	-40	85	
	suffix 6 version	Low-power dissipation ⁽⁵⁾	-40	105	
Та	Ambient temperature for the Maximum power dissipation		-40	105	°C
IA	suffix 7 version	Low-power dissipation ⁽⁵⁾	-40	125	
	Ambient temperature for the	Maximum power dissipation	-40	125	
	suffix 3 version	Low-power dissipation ⁽⁵⁾	-40	130	
		Suffix 6 version	-40	105	
Τ _J	Junction temperature range	Suffix 7 version	-40	125	°C
		Suffix 3 version	-40	130	





- 1. When RESET is released functionality is guaranteed down to $V_{BOR0}\,$ Min.
- 2. This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between $Min(V_{DD}, V_{DDA})$ +3.6 V and 5.5V.
- 3. For operation with voltage higher than Min (V_{DD}, V_{DDA}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 7.10: Thermal characteristics).
- In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.10: Thermal characteristics).

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 23* are derived from tests performed under the ambient temperature condition summarized in *Table 22*.

Symbol	Parameter	Conditions	Min Max 0 ∞ 10 ∞ 0 ∞		Unit
+	V _{DD} rise time rate		0	8	
t _{VDD}	V _{DD} fall time rate			8	
+	V _{DDA} rise time rate		0	8	µs/V
t _{VDDA}	V _{DDA} fall time rate	-	10	8	μ5/ V

Table 23. Operating conditions at power-up / power-down

The requirements for power-up/down sequence specified in *Section 3.9.1: Power supply schemes* must be respected.

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 24* are derived from tests performed under the ambient temperature conditions summarized in *Table 22: General operating conditions*.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽²⁾	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V _{BOR0} ⁽²⁾	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
VBOR0	Brown-out reset threshold o	Falling edge	1.6	1.64	1.69	v
N .	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
V _{BOR1}		Falling edge	1.96	2	2.04	v
N/ -	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
V _{BOR2}		Falling edge	2.16	2.20		v
V	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
V _{BOR3}	brown-out reset threshold 5	Falling edge	2.47	2.52	2.57	v
N .	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
V _{BOR4}		Falling edge	2.76	2.81	2.86	v

Table 24. Embedded reset and power control block characteristics



	mbedded reset and power	CONTROL DIOCK	onaraoto	115005		
Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Мах	Unit
M	Programmable voltage	Rising edge	2.1	2.15	2.19	V
V _{PVD0}	detector threshold 0	Falling edge	2	2.05	2.1	v
N/	DVD threshold 1	Rising edge	2.26	2.31	2.36	V
V _{PVD1}	PVD threshold 1	Falling edge	2.15	2.20	2.25	v
V	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
V _{PVD2}		Falling edge	2.31	2.36	2.41	v
V	DVD threshold 2	Rising edge	2.56	2.61	2.66	V
V _{PVD3}	PVD threshold 3	Falling edge	2.47	2.52	2.57	v
M	DVD threehold 4	Rising edge	2.69	2.74	2.79	V
V _{PVD4}	PVD threshold 4	Falling edge	2.59	2.64	2.69	V
	D) /D thread ald E	Rising edge	2.85	2.91	2.96	Ň
V _{PVD5}	PVD threshold 5	Falling edge	2.75	2.81	2.86	V
M	D)/D threshold 6	Rising edge	2.92	2.98	3.04	V
V _{PVD6}	PVD threshold 6	Falling edge	2.84	2.90	2.96	V
V _{hyst_BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
hyst_bortho		Hysteresis in other mode	-	30	-	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	$BOR^{(3)}$ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μΑ
V	V _{DDA} peripheral voltage	Rising edge	1.61	1.65	1.69	V
V _{PVM3}	monitoring	Falling edge	1.6	1.64	1.68	v
M	V _{DDA} peripheral voltage	Rising edge	1.78	1.82	1.86	V
V _{PVM4}	monitoring	Falling edge	1.77	1.81	1.85	v
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV
V _{hyst_PVM4}	PVM4 hysteresis	-	-	10	-	mV
I _{DD} (PVM1) (2)	PVM1 consumption from V_{DD}	-	-	0.2	-	μA
I _{DD} (PVM3/PVM4) (2)	PVM3 and PVM4 consumption from V _{DD}	-	-	2	-	μA

 Table 24. Embedded reset and power control block characteristics (continued)

1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

2. Guaranteed by design.

3. BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.



6.3.4 Embedded voltage reference

The parameters given in *Table 25* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

		ed internal voltage rere		-		
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{REFINT}	Internal reference voltage	–40 °C < T _A < +130 °C	1.182	1.212	1.232	V
t _{S_vrefint} ⁽¹⁾	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V_{REFINT} buffer consumption from V_{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μA
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient	–40°C < T _A < +130°C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	-	300	1000 ⁽²⁾	ppm
V _{DDCoeff}	Voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	
V _{REFINT_DIV2}	1/2 reference voltage] -	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	

1. The shortest sampling time can be determined in the application by multiple iterations.

2. Guaranteed by design.






Figure 20. V_{REFINT} versus temperature

92/208



6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 19: Current consumption measurement scheme*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0394 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 26* to *Table 39* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.



		Conditions	itions				ТҮР					MAX ⁽¹⁾			
Symbol	Parameter		Voltage scaling	fHCLK	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				26 MHz	2.37	2.38	2.44	2.52	2.66	2.7	2.7	2.8	2.9	3.2	
				16 MHz	1.5	1.52	1.57	1.64	1.79	1.7	1.7	1.8	2.0	2.3	1
				8 MHz	0.81	0.82	0.87	0.94	1.08	6.0	0.9	1.0	1.2	1.5	1
			Range 2	4 MHz	0.46	0.47	0.52	0.59	0.73	0.5	0.6	0.6	0.8	1.1	1
				2 MHz	0.29	0.3	0.34	0.41	0.55	0.3	0.4	0.4	0.6	0.9	1
		fHCLK = fHSE up to		1 MHz	0.2	0.21	0.25	0.32	0.46	0.2	0.3	0.3	0.5	0.8	1
IDD ALL	Supply	48MHZ Included, bypass mode		100 kHz	0.12	0.13	0.17	0.24	0.38	0.1	0.2	0.2	0.4	0.7	{
(Rūn)	Run mode	PLL ON above		80 MHz	8.53	8.56	8.64	8.74	8.92	9.5	9.6	9.7	9.9	10.3	
		peripherals disable		72 MHz	7.7	7.73	7.8	7.9	8.08	8.6	8.6	8.7	8.9	9.3	1
				64 MHz	6.86	6.9	6.97	7.06	7.23	7.7	7.7	7.8	8.0	8.3	1
			Range 1	48 MHz	5.13	5.16	5.23	5.32	5.49	5.8	5.8	6.0	6.1	6.5	1
				32 MHz	3.46	3.48	3.55	3.64	3.8	3.9	4.0	4.1	4.2	4.6	1
				24 MHz	2.63	2.64	2.71	2.79	2.96	3.0	3.0	3.1	3.3	3.6	1
				16 MHz	1.8	1.81	1.87	1.96	2.12	2.0	2.1	2.2	2.3	2.7	1
	Cumby			2 MHz	211	230	280	355	506	273.8	301.1	360.4	502.7	815.9	
IDD ALL	current in	fHCLK = fMSI		1 MHz	117	134	179	254	404	154.7	184.6	249.6	398.4	712.4	1
(LPRun)	Low-power		le	400 kHz	58.5	70.4	116	189	338	80.2	111.5	179.7	330.8	643.4	<u>ç</u>
				100 kHz	30	41.1	85.2	159	308	46.5	76.6	147.1	299.1	611.2	1



Table 27. Current consumption in Run and Low-power run modes, code with

		Unit							<									<	۲ ۲	
		125 °C	3.6	2.7	1.7	1.2	0.9	0.8	0.7	10.3	9.4	9.3	7.9	5.8	4.6	3.5	9.606	758.9	663.7	616.9
		105 °C	3.3	2.4	1.4	0.9	0.6	0.5	0.4	10.0	0.6	8.9	7.6	5.5	4.2	3.1	595.3	445.8	349.3	301.2
	MAX ⁽¹⁾	85 °C	3.2	2.3	1.3	0.8	0.5	0.4	0.2	9.8	8.8	8.7	7.4	5.3	4.1	3.0	456.7	298.2	199.7	153.3
		55 °C	3.1	2.2	1.2	0.7	0.4	0.3	0.2	9.7	8.7	8.6	7.3	5.2	4.0	2.9	400.9	234.2	131.2	82.1
		25 °C	3.0	2.1	1.2	0.7	0.4	0.3	0.1	9.6	8.7	8.6	7.2	5.2	3.9	2.8	375.3	204.8	99.7	52.4
		125 °C	2.96	2.17	1.33	0.87	0.62	0.5	0.39	8.97	8.14	8.04	6.76	4.93	3.8	2.82	593	448	356	314
able		105 °C	2.81	2.02	1.18	0.73	0.48	0.36	0.25	8.79	7.96	7.85	6.58	4.76	3.64	2.65	440	296	206	164
running from Flash, ART disable	ТҮР	85 °C	2.73	1.94	1.11	0.66	0.34	0.25	0.17	8.69	7.86	7.75	6.48	4.66	3.54	2.56	364	226	130	89.7
Flash,		55 °C	2.68	1.9	1.06	0.62	0.37	0.25	0.14	8.61	7.79	7.68	6.4	4.6	3.48	2.51	317	173	89	46
ng from		25 °C	2.66	1.88	1.05	0.6	0.36	0.23	0.12	8.56	7.74	7.63	6.36	4.56	3.45	2.48	310	157	72.6	32.3
runnir		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
	tions	Voltage scaling				Range 2							Range 1						Ð	
	Conditi	ı						¹ HCLK - ¹ HSE up to 48MHz included.	bypass mode	PLL ON above	48 MHZ all nerinherals disahle							fhcrk = f _{MSI}	all peripherals disable	
		Parameter								Run mode							. incerts	suppiy current in	Low-power	
		Symbol							IDD ALL	(Rūn)								IDD ALL	(LPRun)	

STM32L431xx

57

DS11453 Rev 3

95/208

1. Guaranteed by characterization results, unless otherwise specified.

Table 28.	Table 28. Current consumption in Run and Low-power run modes, code with data process	Run and Lo	w-power r	un modes,	code with da	ta process
				-		

	Condi	itions				ТҮР		_			$MAX^{(1)}$			
Parameter	- -	Voltage scaling	fнсLK	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
			26 MHz	2.42	2.43	2.49	2.56	2.71	2.7	2.7	2.8	3.0	3.3	
			16 MHz	1.54	1.55	1.6	1.67	1.82	1.7	1.7	1.8	2.0	2.3	
			8 MHz	0.82	0.84	0.88	0.95	1.1	0.9	1.0	1.0	1.2	1.5	
		Range 2	4 MHz	0.47	0.48	0.52	0.59	0.73	0.5	0.6	9.0	0.8	1.1	
			2 MHz	0.29	0.3	0.34	0.41	0.55	0.3	0.4	0.4	9.0	6.0	
	HCLK = HSE up to 48MHz included.		1 MHz	0.2	0.21	0.25	0.32	0.46	0.2	0.3	0.3	0.5	0.8	
Supply			100 kHz	0.12	0.13	0.17	0.24	0.38	0.1	0.2	0.2	0.4	0.7	< 4
Run mode			80 MHz	8.63	89.8	8.74	8.84	9.01	9.5	9.6	9.7	6.6	10.2	
	48 MHZ all nerinherals disahle		72 MHz	7.79	7.83	7.9	7.99	8.17	8.6	8.6	8.8	8.9	9.3	
			64 MHz	6.95	6.99	7.05	7.15	7.32	7.7	7.7	7.9	8.0	8.4	
		Range 1	48 MHz	5.19	5.22	5.29	5.38	5.55	5.8	5.8	5.9	6.1	6.5	
			32 MHz	3.51	3.53	3.6	3.68	3.85	3.9	4.0	4.1	4.2	4.6	
			24 MHz	2.66	2.68	2.74	2.83	2.99	3.0	3.0	3.1	3.3	3.6	
			16 MHz	1.82	1.84	1.89	1.98	2.14	2.0	2.1	2.2	2.3	2.7	
			2 MHz	205	228	275	352	501	276.5	302.3	358.4	502.5	816.4	
IDD ALL CURRENT IN	fHCLK = fMSI	<u>(</u>	1 MHz	111	126	175	248	397	151.3	180.9	245.3	390.7	703.4	v
low-power	FLASH in power-dov	Ð Ž	400 kHz	49.2	62.7	108	181	330	73.3	104.0	170.8	321.0	632.4	Ч
			100 kHz	21.5	33.3	76.6	151	299	36.4	67.7	137.2	287.8	600.8	

96/208

DS11453 Rev 3



Electrical characteristics

			•			,		
			Conditio	ons	ТҮР		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Z	Reduced code ⁽¹⁾	2.37		91	
			2 MH	Coremark	2.69		103	
		6 - 6	Range 2 _{:LK} = 26 MHz	Dhrystone 2.1	2.74	mA	105	µA/MHz
		f _{HCLK} = f _{HSE} up to 48 MHz	Ranç f _{HCLK} =	Fibonacci	2.58		99	
I _{DD_ALL}	Supply current in	included, bypass mode PLL ON	f	While(1)	2.30		88	
(Run)	Run mode	above 48 MHz	Ν	Reduced code ⁽¹⁾	8.53		107	
		all peripherals disable	1 MHz	Coremark	9.68		121	
			Range ` _{LK} = 80	Dhrystone 2.1	9.76	mA	122	µA/MHz
			Ra fHCLK	Fibonacci	9.27		116	
			ι,Ξ	While(1)	8.20		103	
				Reduced code ⁽¹⁾	211		106	
	Supply			Coremark	251		126	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 M all peripherals dis		Dhrystone 2.1	269	μA	135	µA/MHz
(run			Fibonacci	230		115	
				While(1)	286		143	

Table 29. Typical current consumption in Run and Low-power run modes, with different codesrunning from Flash, ART enable (Cache ON Prefetch OFF)

1. Reduced code used for characterization results provided in Table 26, Table 27, Table 28.



		, anni,	9	asii, ar i uisabie				
			Conditio	ns	ТҮР		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Hz	Reduced code ⁽¹⁾	2.66		102	
			Range 2 _{LK} = 26 MHz	Coremark	2.44		94	
		f _{HCLK} = f _{HSE} up to	inge = 2(Dhrystone 2.1	2.46	mA	95	µA/MHz
		48 MHz included,	Ra ^f HCLK	Fibonacci	2.27		87	
I _{DD ALL}	Supply current in	bypass mode PLL ON above	рн	While(1)	2.20		84.6	
(Rūn)	Run mode	48 MHz	Ηz	Reduced code ⁽¹⁾	8.56		107	
		all peripherals	inge 1 = 80 MHz	Coremark	8.00		100	
		disable	Range ₋ _K = 80	Dhrystone 2.1	7.98	mA	100	µA/MHz
			Ra fhouk	Fibonacci	7.41		93	
			рн	While(1)	7.83		98	
				Reduced code ⁽¹⁾	310		155	
	Supply	£ _£ _0.MI	-	Coremark	342		171	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 Mł all peripherals disa		Dhrystone 2.1	324	μA	162	µA/MHz
()	run			Fibonacci	324		162	
				While(1)	384		192	

Table 30. Typical current consumption in Run and Low-power run modes, with different codesrunning from Flash, ART disable

1. Reduced code used for characterization results provided in *Table 26, Table 27, Table 28.*

Table 31. Typical current consumption in Run and Low-power run modes, with different codes
running from SRAM1

			Conditio	ons	ТҮР		ТҮР	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Hz	Reduced code ⁽¹⁾	2.42		93	
			Range 2 _{LK} = 26 MHz	Coremark	2.18		84	
		f _{HCLK} = f _{HSE} up to	= 2(Dhrystone 2.1	2.40	mA	92	µA/MHz
	a 1	48 MHz included,	Ra fHCLK	Fibonacci	2.40		92	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above	f _{HC}	While(1)	2.29		88	
(Rūn)	Run mode	48 MHz all	1 MHz	Reduced code ⁽¹⁾	8.63		108	
		peripherals	- Σ	Coremark	7.76		97	
		disable	Range ` ∟k = 80 ∣	Dhrystone 2.1	8.55	mA	107	µA/MHz
			Ra fHCLK	Fibonacci	8.56		107	
			fHC	While(1)	8.12		102	
				Reduced code ⁽¹⁾	205		103	
	Supply	£ _£ _0.MI	-	Coremark	188		94	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MH all peripherals disa		Dhrystone 2.1	222	μA	111	µA/MHz
	run		2.0	Fibonacci	204		102	
				While(1)	211		106	

1. Reduced code used for characterization results provided in Table 26, Table 27, Table 28.

98/208



	Unit							۷w									<	Ύ	
	125 °C	1.3	1.1	0.9	0.8	0.7	0.7	0.7	3.1	2.9	2.6	2.2	1.7	1.4	1.2	653.5	628.7	609.2	602.4
	105 °C	1.0	0.8	0.6	0.5	0.4	0.4	0.4	2.8	2.5	2.3	1.8	1.4	1.1	0.9	341.5	316.5	297.6	290.8
MAX ⁽¹⁾	85 °C	0.9	0.6	0.4	0.3	0.3	0.3	0.2	2.6	2.4	2.1	1.7	1.2	1.0	0.7	191.3	165.4	147.2	140.9
	2° 23	0.8	0.6	0.4	0.3	0.2	0.2	0.2	2.5	2.3	2.1	1.6	1.1	6.0	9.0	122.7	95.4	75.8	67.9
	25 °C	0.8	0.5	0.3	0.2	0.2	0.1	0.1	2.5	2.2	2.0	1.5	1.1	0.8	0.6	91.1	63.2	43.9	35.2
	125 °C	0.95	0.73	0.55	0.46	0.42	0.40	0.38	2.54	2.34	2.14	1.66	1.25	1.04	0.84	350	325	308	207 7
	105 °C	0.81	0.59	0.41	0.32	0.28	0.26	0.24	2.38	2.18	1.98	1.50	1.09	0.88	0.68	200	176	158	113.2
ТҮР	85 °C	0.74	0.52	0.34	0.25	0.21	0.19	0.17	2.30	2.10	1.89	1.42	1.01	0.80	0.60	125	101	84.6	63.3
	55 °C	0.69	0.48	0.30	0.21	0.17	0.15	0.13	2.25	2.04	1.84	1.36	0.95	0.75	0.55	80.7	57.3	40.7	30.0
	25 °C	0.68	0.46	0.29	0.20	0.16	0.13	0.11	2.23	2.02	1.82	1.34	0.93	0.73	0.53	71.8	45.0	27.0	22.8
	fнс∟к	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
litions	Voltage scaling				Range 2							Range 1					1	able	
Condi						fHCLK = fHSE up	included, bypass	mode	pll ON above	48 MHZ all nerinherals	disable							all peripherals disable	
	Parameter						Supply	current in	sleep	mode,						Supply	current in	iow-power sleep	mode
	Symbol							IDD ALL	(Slēep)								IDD ALL	(LPSleep)	
7										I	DS1	145	53 R	lev	3				

1. Guaranteed by characterization results, unless otherwise specified.

99/208

STM32L431xx

		ů	Conditions				ТҮР					MAX ⁽¹⁾			
Parameter			Voltage scaling	fнсLK	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				2 MHz	58.7	70.7	103.2	153.7	248.5	80	113	180	330	641	
З Ś	Ľ	fHCLK = fMSI		1 MHz	39.4	47.2	29.3	129.6	224.8	53	98	154	304	616	<
₹Ĕ	sleep mode	II peripherals	s disable	400 kHz	20.8	30.8	62.1	112.5	207.8	35	29	137	286	597	ç
				100 kHz	14.3	23.1	55.1	105.7	201.5	27	58	130	279	590	
an an	rization res	Guaranteed by characterization results, unless otherwise specified.	therwise spe	cified.											
			Table	Table 34. Current consumption in Stop 2 mode	rent co	dunsu	tion in	Stop 2 r	node						
		Ŭ	Conditions				ТҮР					MAX ⁽¹⁾			1
	rarameter			V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	UUIC
				1.8 V	-	2.54	8.74	19.8	43.4	2.0	5.6	21.1	50.8	116.0	
	Supply current in			2.4 V	1.02	2.59	8.89	20.2	44.3	2.1	5.8	21.6	52.3	119.6	<
- 0)	RTC disabled	-	1	3 V	1.06	2.67	9.11	20.7	45.5	2.1	5.9	22.2	53.7	123.2	ç
				3.6 V	1.23	2.88	9.56	21.6	47.3	2.3	6.1	23.0	55.8	127.9	
1				1.8 V	1.3	2.82	9.02	20.1	43.6	2.5	6.2	21.6	51.3	116.3	
		DTC clocked by I SI	וטן אין פו	2.4 V	1.39	2.95	9.24	20.5	44.6	2.8	6.4	22.3	52.8	120.0	
				3 V	1.5	3.11	9.55	21.1	45.8	3.0	6.8	23.0	54.5	123.8	
				3.6 V	1.76	3.42	10.1	22.1	47.8	3.3	7.2	24.1	56.7	128.7	
	:			1.8 V	1.36	2.9	9.1	20.1	43.7	ı	1	-	ı	ı	
_ -	Supply current in Stop 2 mode	RTC clocked by LSE	ed by LSE	2.4 V	1.48	3.09	9.44	20.8	45	ı	ı	ı	ı	I	V
	RTC enabled	bypassed at 32768 Hz	at 32768 Hz	3 V	1.83	3.67	10.4	22.3	47.3	I	ı	I	I	I	ç

DS11453 Rev 3



1 1 1 1

1 1 1 1

ī

1 1

ī

ı

ı

ı

53

26.6 20.8

13.9 9.13 9.34 9.64 10.2

6.17

3.58 1.28 1.39

3.6 V 1.8 V 2.4 V

2.81 2.93 3.1

ī

ī

т т

т т

21.3 21.8 22.8

3.45

3 V 3.6 V

1.59 1.86

RTC clocked by LSE quartz⁽²⁾ in low drive mode

ī

ı

ı

ī

Electrical characteristics

		Table 34. Current consumption in Stop 2 mode (continued)	rent c	onsum	ption i	n Stop :	2 mode	(contin	(pən					
l o q ani o		Conditions				ТҮР					MAX ⁽¹⁾			1
Iouiiike	rarameter	•	V _{DD}	25 °C	55 °C	85 °C	105 °C 125 °C	125 °C	25 °C	55 °C	85 °C	105 °C 125 °C	125 °C	
		Wakeup clock is MSI = 48 MHz, voltage Range 1. See ⁽³⁾ .	3 V	1.85			-					ı		
I _{DD_ALL} (wakeup from Stop2)	Supply current during wakeup from Stop 2 mode	Wakeup clock is MSI = 4 MHz, voltage Range 2. See ⁽³⁾ .	3 V	1.52	ı	·	ı	ı	ı	ı	ı	ı	ı	Am
		Wakeup clock is HSI16 = 16 MHz, voltage Range 1. See ⁽³⁾ .	3 <	1.54	ı	ı	-	I	I	ı	·	I	ı	
1. Guaranteed b 2. Based on cha	based on test during of a station done wi	 Guaranteed based on test during characterization, unless otherwise specified. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. 	wise spo 306-G-00	ecified. 3Q-32.76	8, manuf	acturer JF	VNY) with	two 6.8 p	F loading	capacitor	ல்]

57

DS11453 Rev 3

ю.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings.

			. כעודפ		ndiiine		יישטי	PUCE						
Cumbol	rotomered	Conditions				ТҮР					MAX ⁽¹⁾			1 1 1
Inclinice			V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
	Supply		1.8 V	4.34	12.4	43.6	96.4	204	9.3	27.4	98.9	198.7	397.5	
IDD ALL	current in		2.4 V	4.35	12.5	43.8	97	205	9.4	27.6	99.5	199.0	398.0	V
(Stop 1)	Stop 1 mode,		3 V	4.41	12.6	44.1	97.7	207	9.5	27.8	100.3	200.4	400.8	ç
	KIC disabled		3.6 V	4.56	12.9	44.8	98.9	210	9.7	28.3	101.7	202.1	404.2	
			1.8 V	4.63	12.7	43.9	96.8	205	9.9	28.0	99.5	198.9	397.8	
		RTC clocked by LSI	2.4 V	4.78	12.8	44.2	97.4	206	10.1	28.3	100.3	199.5	399.0	
			3 V	4.93	13	44.6	98.1	207	10.4	28.7	101.2	200.9	401.9	
			3.6 V	5.05	13.4	45.3	99.5	210	10.8	29.4	102.8	202.5	405.0	
	Supply		1.8 V	4.7	12.8	44	96.9	205	ı	I	ı	ı	ı	
PDD_ALL	current in stop		2.4 V	4.95	13	44.4	97.6	206	I	I	I	ı	ı	4
RTC)	1 mode,	bypassed, at 32768 Hz	3 V	5.33	13.6	45.4	99.1	209	ı		ı	ı	ı	ç
	KIC enabled		3.6 V	6.91	16.1	48.8	103	216	·	1	ı	ı	ı	
			1.8 V	4.76	12.3	43.7	99.1	ı	ı	ı	ı	ı	ı	
		RTC clocked by LSE quartz ⁽²⁾	2.4 V	4.95	12.4	43.8	99.3	I	I	I	ı	ı	ı	
		in low drive mode	3 V	5.1	12.6	44.1	9.66	ı	ı	ı	I	I	ı	
			3.6 V	5.65	13	44.8	101	I	I	I	ı	ı	ı	
	-	Wakeup clock MSI = 48 MHz, voltage Range 1. See ⁽³⁾ .	3 <	1.14	ı	I	ı	I	ı	ı	·	I	ı	
I _{DD_ALL} (wakeup from Stop1)	supply current during wakeup from Stop 1	Wakeup clock MSI = 4 MHz, voltage Range 2. See ⁽³⁾ .	3 V	1.22	I	I	I	I	ı	I	·	I	I	ШA
	-	Wakeup clock HSI16 = 16 MHz, voltage Range 1. See ⁽³⁾ .	3 <	1.20	I	I	I	I	I	ı	ı	I	I	
1. Guarantee	l based on test du	Guaranteed based on test during characterization, unless otherwise specified	ise speci	fied.										

Table 35. Current consumption in Stop 1 mode

Electrical characteristics

102/208

DS11453 Rev 3

STM32L431xx



с. с,

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

		Iaur	ה אם שלו שלו	ni en l	CONSUL	iable so. current consumption in stop v	I olop u	_					1
Cumbol	rotomered	Conditions			ТҮР					MAX ⁽¹⁾			l nit
		V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	125 °C	
	Sunnly	1.8 V	108	119	158	221	347	133	158	244	395	704	
D ALL	current in	2.4 V	110	121	160	223	349	136	161	248	399	710	<
(Stop 0)	Stop 0 mode,	3 V	111	123	161	224	352	139	164	251	403	716	Ş
	KI C disabled	3.6 V	114	125	163	227	355	142	167	254	408	722 ⁽²⁾	
Buarantee	d by characterizatio	1. Guaranteed by characterization results, unless otherwise specified.	e specifie	ď.									
uarantee	2. Guaranteed by test in production	ion.											

Table 36 Current consumption in Stop 0

Downloaded from Arrow.com.


57

	llnit					٩u	5							An								٩u	5			
		125 °C	20510	23768	26976	30758	I	I	I	I	20504	23824	27124	30954 (2)	I	I	I	ı	ı	I	I	I	I	I	I	I
		105 °C	7524	8778	10071	11659	ı	ı	ı		7866	9246	10671	12383	I	ı	ı	-	ı	ı	I	ı	I	ı	I	•
	MAX ⁽¹⁾	85 °C	2866	3383	3912	4638	ı		ı	•	3344	4007	4683	5577	ı	ı	ı	-			ı	ı	ı	ı	ı	1
		55 °C	425	564	681	877	ı	ı	ı		944	1230	1521	1924	I	ı	ı	-	ı	ı	ı	ı	ı	ı	ı	
		25 °C	119	183	225	292	•	•	•	•	585	811	1022	1284		•	•	•	ı		ı	,	•	·	•	ı
mode		125 °C	5 425	6 247	7 409	8 836	ı	ı	ı		5 396	6 274	7 414	9 039	ı	ı	ı	ı	5 650	6 600	7 850	9 700	5 700	6 564	7 694	9 338
andby		105 °C	2 072	2 408	2 884	3 575	ı		ı		2 230	2 638	3 167	3 992		ı	ı	•	2 220	2 660	3 260	4 230	2 410	2 847	3 420	4 311
on in St	ТΥР	85 °C	758	892	1 090	1 474	1		ı		989	1 201	1 478	1 963		ı	ı		865	1 090	1410	2 000	1 046	1 268	1 565	2 081
Table 37. Current consumption in Standby mode		55 °C	144	187	253	459	ı		•	•	407	526	679	978	ı	ı	ı	-	126	219	364	670	423	548	715	1 048
		25 °C	27.7	50.9	90.2	253	216	342	416	551	287	386	513	771	342	521	655	<u> </u>	142	249	404	742	281	388	535	836
. Curre		V _{DD}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
Table 37	Conditions	•		no independent watchdoo				with independent	watchdog			PTC clocked by I SI no	independent watchdog			RTC clocked by LSI, with	independent watchdog			RTC clocked by LSE	bypassed at 32768Hz			RTC clocked by LSE	quartz ⁽³⁾ in low drive mode	
	Darameter			-	Supply current in Standby	mode (backup	registers	retaineu), RTC disabled								Supply current	in Standby	mode (backup	retained),	RTC enabled						
	Svmhol						(Standby)											(Standby	with RTC)							

Electrical characteristics

104/208

DS11453 Rev 3



57

MAX ⁽¹⁾	25 °C 55 °C 85 °C 105 °C 125 °C	249 527 1604 3402 6908	271 589 1623 3438 6924 _A	277 594 1628 3467 6935 ^{IIA}	293 611 1631 3480 6948	- mA			Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. The supply current in Standby with SRAM2 mode is: I _{DD_ALL} (Standby) + I _{DD_ALL} (SRAM2). The supply current in Standby with RTC with SRAM2 mode is: I _{DD_ALL} (Standby + RTC) + I _{DD_M1} (SRAM2)	ower mode wakeup timings.		MAX ⁽¹⁾	25 °C 55 °C 85 °C 105 °C 125 °C	25.0 255 1721 5052 15543	34.9 270 2085 5878 17639	70.1 345 2454 6755 19984 _{nA}	
	: 125 °C	4 542	4 535	4 419	4 610	1			h two 6.8 p it in Standl	41: Low-p	n mode		125 °C	3 854	4 431	5 310	
_	105 °C	2 158	2 163	2 148	2 208	ı			FVNY) witi	d in <i>Table</i>	able 38. Current consumption in Shutdown mode		105 °C	1 286	1 517	1 878	
ТҮР	85 °C	1 009	1 015	1 019	1 033	ı			acturer Jf). The sup	s specifie	on in S	ТΥР	85 °C	386	485	634	1
	; 55 °C	349	345	350	352	1			88, manuf (SRAM2)	up time a	sumpti		55 °C	190	229	290	100
	25 °C	/ 173	174	178	184	1.23			6Q-32.76 + I _{DD_} ALL	cal wakeı	nt con		25 °C	7.82	23	44.3	
	V _{DD}	1.8 V	2.4 V	3 <	3.6 V	3 V	ified.		306-G-0(tandby) ⊦	for a typi	. Currei		۷ _{DD}	1.8 V	2.4 V	3 <	
Conditions				I		Wakeup clock is MSI = 4 MHz. See ⁽⁵⁾ .	Guaranteed by characterization results, unless otherwise specified.		Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. The supply current in Standby with SRAM2 mode is: l _{DD_ALL} (Standby) + l _{DD_ALL} (SRAM2). The supply current in Standby with RTC with SRA + BTC) + l _{DD_M1} (SRAM2)	Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in <i>Table 41: Low-power mode wakeup timings</i> .	Table 38	Conditions				ı	
Decomotor		Supply current		when SRAM2	is retained	Supply current during wakeup from Standby mode	by characterization r	Guaranteed by test in production.	aracterization done urrent in Standby wi	Code execution from		Doromotor		Supply current	in Shutdown	(backup	registers
Cimbol	odiliyo			(SRAM2) ⁽⁴⁾		I _{DD_ALL} (wakeup from Standby)	1. Guaranteed t	2. Guaranteed t	 Based on cha The supply cl + RTCl + loc 	5. Wakeup with		Sumbol	odillo			(Shutdown)	(IIMODINIC)



DS11453 Rev 3

		Table 38. Current consumption in Shutdown mode (continued)	ent con	isumpti	ion in \$	Shutdov	vn mod	e (conti	nued)					
Symbol	Daramotor	Conditions				ТҮР					MAX ⁽¹⁾			; 1
		•	V _{DD}		25 °C 55 °C	85 °C	85 °C 105 °C 125 °C	125 °C	25 °C	55 °C	85 °C	105 °C 125 °C	125 °C	
			1.8 V	63	133	522	1 490	4 270		ı	I	ı	ı	
	Supply current	RTC clocked by LSE	2.4 V	165	253	710	1 830	4 980	ı	ı	ı	ı	ı	
	in Shutdown	bypassed at 32768 Hz	3 V	316	423	066	2 340	6 050	ı	I	I	ı	I	
PDD_ALL	mode		3.6 V	649	787	1 530	3 220	7 710		ı	I	ı	ı	<
with RTC)	registers		1.8 V	203	293	700	1 675	ı		ı	I	ı	ı	Ľ
	retained) RTC	RTC clocked by LSE	2.4 V	303	411	880	2 001			•		ı	1	
	enabled	mode	3 V	448	567	1 136	2 479	ı	ı	ı	I	ı	ı	
			3.6 V	744	887	1 609	3 256				ı	ı	I	
I _{DD_ALL} (wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is MSI = 4 MHz. See ⁽³⁾ .	3 V	0.780	ı	I	I	I	ı	ı	ı	1	I	mA
	y characterization r	1. Guaranteed by characterization results, unless otherwise specified.	fied.						:	:				
Z. Based on cha	aracterization done v	Based on characterization done with a 32.768 KHZ crystal (MC306-G-U6Q-32.768, manuracturer JFVNY) with two 6.8 PF loading capacitors.	206-6-00	07-37.76S	s, manuta	acturer JF	VNY) with	two 6.8 p	F loading	capacitor	S.			
3. Wakeup with	code execution fron	Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 41: Low-power mode wakeup timings.	or a typic	al wakeu	p time as	s specified	l in <i>Table</i>	11: Low-p	ower moc	le wakeup	timings.			

÷ 14 รีบ 2 4 4 Ċ

106/208

DS11453 Rev 3



Downloaded from Arrow.com.

57

	l nit					•	•	<	5						
		105 °C 125 °C	1350	1500	1928	3173	ı		ı	I	ı	I	ı	ı	
		105 °C	482	542	665	1147	·	ı	ı	ı	ı	ı	ı	ı	
	MAX ⁽¹⁾	85 °C	165	182	230	402	ı		ı	ı	ı	ı	ı	ı	
		55 °C	30	30	40	75	ı		ı	ı	ı	ı	ı	ı	
		25 °C	5	9	12.5	15	ı	ı	ı	ı	ı	ı	ı	ı	
anoli		125 °C	540	600	731	1 269	ı	•	ı	I	823	906	1 085	1 733	
Table 39. Current consumption in VBAT mode	ТҮР	105 °C	193	217	266	459	430	542	714	1 140	558	673	836	1 207	
		85 °C	99	73	92	161	247	335	459	684	385	477	603	824	
		55 °C	12	12	16	30	175	246	340	462	297	381	495	642	
		25 °C	2	-	5	9	154	228	316	419	256	345	455	591	
0 O		V _{BAT}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 <	3.6 V	1.8 V	2.4 V	3 V	3.6 V	
	Conditions							RTC enabled and	bypassed at 32768 Hz	:		RTC enabled and clocked by LSE quartz ⁽²⁾			
	Daramotor							Backup domain	supply current						
	Svmhol							IDD VBAT	(VĒAT)						

DS11453 Rev 3

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. r,

STM32L431xx

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 60: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 40: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 ${\rm I}_{\rm SW}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

 f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = C_{INT} + C_{EXT} + C_{S}

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 40*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 19: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 40*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix ⁽¹⁾	3.2	2.9	3.1	
	ADC independent clock domain	0.4	0.1	0.2	
	ADC clock domain	2.1	1.9	1.9	
	CRC	0.4	0.2	0.3	
	DMA1	1.4	1.3	1.4	
	DMA2	1.5	1.3	1.4	
	FLASH	6.2	5.2	5.8	
	GPIOA ⁽²⁾	1.7	1.4	1.6	
	GPIOB ⁽²⁾)	1.6	1.3	1.6	
	GPIOC ⁽²⁾	1.7	1.5	1.6	
AHB	GPIOD ⁽²⁾	1.8	1.6	1.7	
	GPIOE ⁽²⁾	1.7	1.6	1.6	µA/MHz
	GPIOH ⁽²⁾	0.6	0.6	0.5	
	QSPI	7.0	5.8	7.3	
	RNG independent clock domain	2.2	N/A	N/A	
	RNG clock domain	0.5	N/A	N/A	
	SRAM1	0.8	0.9	0.7	
	SRAM2	1.0	0.8	0.8	
	TSC	1.6	1.3	1.3	
	All AHB Peripherals	25.2	21.7	23.6	
	AHB to APB1 bridge ⁽³⁾	0.9	0.7	0.9	
APB1	CAN1	4.1	3.2	3.9	
	DAC1	2.4	1.8	2.2	

Table 40. Peripheral current consumption



	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	RTCA	1.7	1.1	2.1	
	CRS	0.3	0.3	0.6	
	I2C1 independent clock domain	3.5	2.8	3.4	
	I2C1 clock domain	1.1	0.9	1.0	
	I2C2 independent clock domain	3.5	3.0	3.4	
	I2C2 clock domain	1.1	0.7	0.9	
	I2C3 independent clock domain	2.9	2.3	2.5	
	I2C3 clock domain	0.9	0.4	0.8	
	LPUART1 independent clock domain	1.9	1.6	1.8	
	LPUART1 clock domain	0.6	0.6	0.6	
	LPTIM1 independent clock domain	2.9	2.4	2.8	
	LPTIM1 clock domain	0.8	0.4	0.7	
	LPTIM2 independent clock domain	3.1	2.7	3.9	
	LPTIM2 clock domain	0.8	0.7	0.8	
APB1	OPAMP	0.4	0.2	0.4	μΑ/MH
	PWR	0.4	0.1	0.4	μΑνινιΠ
	SPI2	1.8	1.6	1.6	
	SPI3	1.7	1.3	1.6	
	SWPMI1 independent clock domain	1.9	1.6	1.9	
	SWPMI1 clock domain	0.9	0.7	0.8	
	TIM2	6.2	5.0	5.9	
	TIM6	1.0	0.6	0.9	
	TIM7	1.0	0.6	0.6	
	USART2 independent clock domain	4.1	3.6	3.8	
	USART2 clock domain	1.3	0.9	1.1	
	USART3 independent clock domain	4.3	3.5	4.2	
	USART3 clock domain	1.5	1.1	1.3	
	WWDG	0.5	0.5	0.5	
	All APB1 on	45.4	35	47.8	
APB2	AHB to APB2 ⁽⁴⁾	1.0	0.9	0.9	

Table 40. Peripheral current consumption (continued)

110/208

DS11453 Rev 3



	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	FW	0.2	0.2	0.2	
	SAI1 independent clock domain	2.3	1.8	1.9	
	SAI1 clock domain	2.1	1.8	2.0	
	SDMMC1 independent clock domain	4.7	3.9	3.9	
	SDMMC1 clock domain	2.5	1.9	1.9	
	SPI1	1.8	1.6	1.7	
APB2	SYSCFG/VREFBUF/COMP	0.6	0.5	0.6	
	TIM1	8.1	6.5	7.6	µA/MHz
	TIM15	3.7	3.0	3.4	
	TIM16	2.7	2.1	2.6	
	USART1 independent clock domain	4.8	4.2	4.6	
	USART1 clock domain	1.5	1.3	1.7	
	All APB2 on	24.2	19.9	22.6	
	ALL	94.8	76.5	94.0	

Table 40. Peripheral curren	t consumption (continued)
-----------------------------	---------------------------

1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

 The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two versus this table values when the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx_LCKR register. In order to save the full GPIOx current consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).

3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.

4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

6.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 41* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Symbol	Parameter	Conditions		Мах	Unit
t _{WUSLEEP}	Wakeup time from Sleep mode to Run mode	-	6	6	Nb of
t _{WULPSLEEP}	Wakeup time from Low- power sleep mode to Low- power run mode	Wakeup in Flash with Flash in power-down during low-power sleep mode (SLEEP_PD=1 in FLASH_ACR) and with clock MSI = 2 MHz	6	8.3	CPU cycles

Table 41. Low-power mode wakeup timings⁽¹⁾



Symbol	Parameter		Conditions			
		Range 1	Wakeup clock MSI = 48 MHz	3.8	5.7	
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	4.1	6.9	
	mode to Run mode in		Wakeup clock MSI = 24 MHz	4.07	6.2	
	Flash	Range 2	Wakeup clock HSI16 = 16 MHz	4.1	6.8	
+			Wakeup clock MSI = 4 MHz	8.45	11.8	
^t WUSTOP0		Range 1	Wakeup clock MSI = 48 MHz	1.5	2.9	μs
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	2.4	2.76	
	mode to Run mode in		Wakeup clock MSI = 24 MHz	2.4	3.48	
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	2.4	2.76	
			Wakeup clock MSI = 4 MHz	8.16	10.94	
	Wake up time from Stop 1 mode to Run in Flash	Range 1	Wakeup clock MSI = 48 MHz	6.34	7.86	-
			Wakeup clock HSI16 = 16 MHz	6.84	8.23	
		Range 2	Wakeup clock MSI = 24 MHz	6.74	8.1	
			Wakeup clock HSI16 = 16 MHz	6.89	8.21	
			Wakeup clock MSI = 4 MHz	10.47	12.1	
		Range 1	Wakeup clock MSI = 48 MHz	4.7	5.97	
	Wake up time from Stop 1		Wakeup clock HSI16 = 16 MHz	5.9	6.92	
t _{WUSTOP1}	mode to Run mode in		Wakeup clock MSI = 24 MHz	5.4	6.51	μs
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	5.9	6.92	
			Wakeup clock MSI = 4 MHz	11.1	12.2	
	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power		16.4	17.73	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	Wakeup clock MSI = 2 MHz	17.3	18.82	

Table 41. Low-power mode wakeup timings⁽¹⁾ (continued)

112/208



Symbol	Parameter		Тур	Max	Unit		
		Dongo 1	Wakeup clock MSI = 48 MHz	8.02	9.24		
	Wake up time from Stop 2	Range 1	Wakeup clock HSI16 = 16 MHz	7.66	8.95		
	mode to Run mode in		Wakeup clock MSI = 24 MHz	8.5	9.54		
	Flash	Range 2	Wakeup clock HSI16 = 16 MHz	7.75	8.95		
			Wakeup clock MSI = 4 MHz	12.06	13.16		
twustop2	Wake up time from Stop 2 mode to Run mode in	Dense 1	Wakeup clock MSI = 48 MHz	5.45	6.79	μs	
		Range 1	Wakeup clock HSI16 = 16 MHz	6.9	6.9 7.98		
		Range 2	Wakeup clock MSI = 24 MHz	6.3	7.36		
			Wakeup clock HSI16 = 16 MHz	6.9	7.9		
			Wakeup clock MSI = 4 MHz	13.1	13.31		
	Wakeup time from Standby	D (Wakeup clock MSI = 8 MHz	12.2	18.35		
twustby	mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz	19.14	25.8	μs	
t _{WUSTBY}	Wakeup time from Standby	Dense 1	Wakeup clock MSI = 8 MHz	12.1	18.3		
SRAM2	with SRAM2 to Run mode	Range 1	Wakeup clock MSI = 4 MHz	19.2	25.87	μs	
twushdn	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz	261.5	315.7	μs	

 Table 41. Low-power mode wakeup timings⁽¹⁾ (continued)

1. Guaranteed by characterization results.

Table 42. Regulator modes transition times⁽¹⁾

Symbol	Parameter	Conditions	Тур	Мах	Unit
t _{WULPRUN}	Wakeup time from Low-power run mode to Run mode $^{\left(2\right) }$	Code run with MSI 2 MHz	5	7	19
t _{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range $2^{(3)}$	Code run with MSI 24 MHz	20	40	μs

1. Guaranteed by characterization results.

2. Time until REGLPF flag is cleared in PWR_SR2.

3. Time until VOSF flag is cleared in PWR_SR2.

Table 43. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
		Stop 0 mode	-	1.7	
t _{WUUSART} t _{WULPUART}	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode and Stop 2 mode	-	8.5	μs



6.3.7 External clock source characteristics


High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 21: High-speed external clock source AC timing diagram*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{HSE_ext}	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
		Voltage scaling Range 2	-	8	26	111112
V _{HSEH}	OSC_IN input pin high level voltage	-	$0.7 V_{\text{DDIOx}}$	-	V _{DDIOx}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DDIOx}	v
t _{w(HSEH)}	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	2
t _{w(HSEL)}		Voltage scaling Range 2	18	-	-	ns

Table 44. High-speed	l external user cloc	k characteristics ⁽¹⁾
----------------------	----------------------	----------------------------------








Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure* 22.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz			
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V _{DDIOx}	V			
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DDIOx}				
t _{w(LSEH)} t _{w(LSEL)}	OSC32_IN high or low time	-	250	-	-	ns			

Table 45. Low-speed external user clock characteristics⁽¹⁾







High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 46*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾ Min Typ Max				Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	48	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	5.5	
		V _{DD} = 3 V, Rm = 30 Ω, CL = 10 pF@8 MHz	-	0.44	-	
	HSE current consumption	V _{DD} = 3 V, Rm = 45 Ω, CL = 10 pF@8 MHz	-	0.45	-	
I _{DD(HSE)}		V _{DD} = 3 V, Rm = 30 Ω, CL = 5 pF@48 MHz	-	0.68	-	mA
		V _{DD} = 3 V, Rm = 30 Ω, CL = 10 pF@48 MHz	-	0.94	-	
		V _{DD} = 3 V, Rm = 30 Ω, CL = 20 pF@48 MHz	-	1.77	-	
G _m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
$t_{SU(HSE)}^{(4)}$	Startup time	V _{DD} is stabilized	-	2	-	ms

	Table 46.	HSE	oscillator	characteristics ⁽¹
--	-----------	-----	------------	-------------------------------

1. Guaranteed by design.

2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

3. This consumption level occurs during the first 2/3 of the $t_{SU(\text{HSE})}$ startup time

4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 23*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .



Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.




Figure 23. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 47*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
	LSEDRV[1:0] = 00 Low drive capability	-	250	-		
	LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
I _{DD(LSE)} LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	ПА	
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm	Gm _{critmax} Maximum critical crystal gm	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	µA/V
Gincritmax		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 47. LSE oscillator characteristics (f _{LSE} = 32.768 kH	z)(1)



- 1. Guaranteed by design.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.




Figure 24. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.8 Internal clock source characteristics

The parameters given in *Table 48* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*. The provided curves are characterization results, not tested in production.


High-speed internal (HSI16) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
IRIM	HSI To user trimining step	Trimming code is a multiple of 64	-4	-6	-8	70
DuCy(HSI16) ⁽²⁾	Duty Cycle	-	45	-	55	%
A (USI16)	HSI16 oscillator frequency	T _A = 0 to 85 °C	-1	-	1	%
∆ _{Temp} (HSI16)	drift over temperature	T _A = -40 to 125 °C	-2	-	1.5	%
$\Delta_{VDD}(HSI16)$	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μA

 Table 48. HSI16 oscillator characteristics⁽¹⁾

1. Guaranteed by characterization results.







120/208



Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
			Range 0	98.7	100	101.3		
			Range 1	197.4	200	202.6	kHz	
			Range 2	394.8	400	405.2		
				Range 3	789.6	800	810.4	
		Range 4	0.987	1	1.013			
		MSI mode	Range 5	1.974	2	2.026		
		INISI MODE	Range 6	3.948	4	4.052		
		Range 7	7.896	8	8.104	мн		
			Range 8	15.79	16	16.21		
$\begin{array}{ll} \mbox{MSI frequency} \\ \mbox{after factory} \\ \mbox{f}_{\rm MSI} & \mbox{calibration, done} \\ \mbox{at V}_{\rm DD}\mbox{=}3 \mbox{ V and} \\ \mbox{T}_{\rm A}\mbox{=}30 \ \mbox{°C} \end{array}$			Range 9	23.69	24	24.31		
	MSI frequency		Range 10	31.58	32	32.42		
			Range 11	47.38	48	48.62		
	at V _{DD} =3 V and		Range 0	-	98.304	-		
	0 °C	Range 1	-	196.608	-	kH		
			Range 2	-	393.216	-	КП	
			Range 3	-	786.432	-		
			Range 4	-	1.016	-		
		PLL mode	Range 5	-	1.999	-		
		XTAL= 32.768 kHz	Range 6	-	3.998	-		
			Range 7	-	7.995	-		
			Range 8	-	15.991	-	MF	
			Range 9	-	23.986	-	1	
			Range 10	-	32.014	-	1	
			Range 11	-	48.005	-	1	
(2)	MSI oscillator		T _A = -0 to 85 °C	-3.5	-	3		
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	MSI mode	T _A = -40 to 125 °C	-8	-	6	%	

Table 49. MSI oscillator characteristics⁽¹⁾

Multi-speed internal (MSI) RC oscillator



Electrical characteristics

			tor characteris		, 	_					
Symbol	Parameter		Conditions		Min	Тур	Мах	Unit			
			Range 0 to 3	V _{DD} =1.62 V to 3.6 V	-1.2	-	0.5				
	MSI oscillator frequency drift					Range 0 to 5	V _{DD} =2.4 V to 3.6 V	-0.5	-	0.5	
A (MGL)(2)			Pango 4 to 7	V _{DD} =1.62 V to 3.6 V	-2.5	-	0.7	%			
Δ_{VDD} (MSI) ⁽²⁾	over V _{DD} (reference is 3 V)	MSI Mode		V _{DD} =2.4 V to 3.6 V	-0.8	-	0.7	70			
			Pange 8 to 11	V _{DD} =1.62 V to 3.6 V	-5	-	1				
						V _{DD} =2.4 V to 3.6 V	-1.6	-			
	Frequency	MSI mode $\frac{T_A = -40 \text{ to } 85 \text{ °C}}{T_A = -40 \text{ to } 125 \text{ °C}}$		°C	-	1	2				
∆F _{SAMPLING} (MSI) ⁽²⁾⁽⁴⁾	variation in sampling mode ⁽³⁾			0°C	-	2	4	%			
CC jitter(MSI) ⁽⁴⁾	RMS cycle-to- cycle jitter	PLL mode Range 11		-	-	60	-	ps			
P jitter(MSI) ⁽⁴⁾	RMS Period jitter	PLL mode R	ange 11	-	-	50	-	ps			
		Range 0	Range 0	Range 0		-	-	10	20		
		Range 1		-	-	5	10				
$t (\mathbf{MOD})(4)$	MSI oscillator	Range 2		-	-	4	8				
t _{SU} (MSI) ⁽⁴⁾	start-up time	Range 3	Range 3		-	-	3	7	us		
		Range 4 to 7	7	-	-	3	6				
		Range 8 to 7	11	-	-	2.5	6				
			10 % of final frequency	-	-	0.25	0.5				
t _{STAB} (MSI) ⁽⁴⁾	MSI oscillator stabilization time	PLL mode Range 11	5 % of final frequency	-	-	0.5	1.25	ms			
			1 % of final frequency	-	-	-	2.5				

Table 49. MSI oscillator characteristics⁽¹⁾ (continued)



Symbol	Parameter		Conditions		Min	Тур	Мах	Unit	
				Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2		
			Range 2	-	-	1.2	1.7		
MSI oscil			Range 3	-	-	1.9	2.5		
			Range 4	-	-	4.7	6		
	MSI oscillator	MSI and	Range 5	-	-	6.5	9		
I _{DD} (MSI) ⁽⁴⁾	power consumption	PLL mode	Range 6	-	-	11	15	μA	
			Range 7	-	-	18.5	25		
			Range 8	-	-	62	80		
			Range 9	-	-	85	110		
			Range 10	-	-	110	130		
			Range 11	-	-	155	190		

Table 49. MSI oscillator characteristics⁽¹⁾ (continued)

1. Guaranteed by characterization results.

2. This is a deviation for an individual part once the initial frequency has been measured.

3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.

4. Guaranteed by design.




Figure 26. Typical current consumption versus MSI frequency

57

High-speed internal 48 MHz (HSI48) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 Frequency	V _{DD} =3.0V, T _A =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 ⁽³⁾	±3.5 ⁽³⁾	-	%
DuCy(HSI48)	Duty Cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
400	Accuracy of the HSI48 oscillator	V _{DD} = 3.0 V to 3.6 V, T _A = -15 to 85 °C	-	-	±3 ⁽³⁾	%
ACC _{HSI48_REL}	over temperature (factory calibrated)	V_{DD} = 1.65 V to 3.6 V, T _A = -40 to 125 °C	-	-	±4.5 ⁽³⁾	70
	HSI48 oscillator frequency drift	V _{DD} = 3 V to 3.6 V	-	0.025 ⁽³⁾	0.05 ⁽³⁾	%
D _{VDD} (HSI48)	with V _{DD}	V _{DD} = 1.65 V to 3.6 V	-	0.05 ⁽³⁾	0.1 ⁽³⁾	70
t _{su} (HSI48)	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
I _{DD} (HSI48)	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁴⁾	-	-	+/-0.15 ⁽²⁾	-	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁴⁾	-	-	+/-0.25 ⁽²⁾	-	ns

Table 50. HSI48 oscillator characteristics⁽¹⁾

1. V_{DD} = 3 V, T_A = -40 to 125°C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

4. Jitter measurement are performed without clock source activated in parallel.






Figure 27. HSI48 frequency versus temperature

Low-speed internal (LSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
f _{LSI} LS		V_{DD} = 1.62 to 3.6 V, T_A = -40 to 125 °C	29.5	-	34	KI IZ
t _{SU} (LSI) ⁽²⁾	LSI oscillator start- up time	-	-	80	130	μs
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

1. Guaranteed by characterization results.

2. Guaranteed by design.

6.3.9 PLL characteristics

The parameters given in *Table 52* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock ⁽²⁾	-	4	-	16	MHz
^I PLL_IN	PLL input clock duty cycle	-	45	-	55	%

Table 52. PLL, PLLSAI1 characteristics⁽¹⁾



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL multiplier output clock P	Voltage scaling Range 1	3.0968	-	80	MHz
^f PLL_P_OUT		Voltage scaling Range 2	3.0968	-	26	
f	PLL multiplier output clock O	Voltage scaling Range 1	12	-	80	MHz
^f pll_q_out	PLL multiplier output clock Q	Voltage scaling Range 2	12	-	26	
£	PLL multiplier output clock R	Voltage scaling Range 1	12	-	80	MHz
f _{PLL_R_OUT}		Voltage scaling Range 2	12	-	26	
£		Voltage scaling Range 1	96	-	344	MHz
fvco_out	PLL VCO output	Voltage scaling Range 2	96	-	128	
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 20 MHz	-	40	-	+00
Jillei	RMS period jitter	System clock 80 MHz	-	30	-	±ps
		VCO freq = 96 MHz	-	200	260	
I _{DD} (PLL)	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 192 MHz	-	300	380	μA
		VCO freq = 344 MHz	-	520	650	

Table 52. PLL, PLLSAI1 characteristics⁽¹⁾ (continued)

1. Guaranteed by design.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 2 PLLs.



6.3.10 Flash memory characteristics

Table 53. Flash memory characteristics							
Symbol	Parameter	Conditions	Тур	Max	Unit		
t _{prog}	64-bit programming time	-	81.69	90.76	μs		
+	one row (32 double	normal programming	2.61	2.90			
^t prog_row	word) programming time	fast programming	1.91	2.12			
+	one page (2 Kbyte)	normal programming	20.91	23.24	ms		
t _{prog_page}	programming time	fast programming	15.29	16.98			
t _{ERASE}	Page (2 KB) erase time	-	22.02	24.47			
	one bank (512 Kbyte) programming time	normal programming	5.35	5.95	s		
^t prog_bank		fast programming	3.91	4.35			
t _{ME}	Mass erase time (one or two banks)	-	22.13	24.59	ms		
	Average consumption	Write mode	3.4	-			
	from V _{DD}	Erase mode	3.4	-	mA		
I _{DD}	Maximum aurrant (naak)	Write mode	7 (for 2 µs)	-	- mA		
	Maximum current (peak)	Erase mode	7 (for 41 µs)	-			

Table 53. Flash memory characteristics⁽¹⁾

1. Guaranteed by design.

Symbol	ol Parameter Conditions		Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
	Data rotantian	1 kcycle ⁽²⁾ at T _A = 125 °C	7	Veere
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

Table 54. Flash memory endurance and data retention

1. Guaranteed by characterization results.

2. Cycling performed over the whole temperature range.



6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 55*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f _{HCLK} = 80 MHz, conforming to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f _{HCLK} = 80 MHz, conforming to IEC 61000-4-4	5A

Table 55. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}]	Unit	
			inequency band	8 MHz/ 80 MHz	
		vel $V_{DD} = 3.6 \text{ V}, \text{ T}_{A} = 25 ^{\circ}\text{C},$ LQFP100 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	-8	
			30 MHz to 130 MHz	2	dBµV
S _{EMI}	S _{EMI} Peak level		130 MHz to 1 GHz	5	υБμν
			1 GHz to 2 GHz	8	
			EMI Level	2.5	-

Table 56. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25$ °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	v
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T_A = +25 °C, conforming to ANSI/ESD STM5.3.1	C3	250	v

1. Guaranteed by characterization results.



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table	58.	Electrical	sensitivities
Table	UU .	LICCUICAI	30113111411103

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T_A = +105 °C conforming to JESD78A	II

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 59*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Symbol	Description	Func susce	Unit	
Symbol	Description	Negative injection	Positive injection	Unit
I _{INJ}	Injected current on all pins except PA4, PA5, PE8, PE9, PE10, PE11, PE12	-5	N/A ⁽²⁾	
	Injected current on PE8, PE9, PE10, PE11, PE12	-0	N/A ⁽²⁾	mA
	Injected current on PA4, PA5 pins	-5	0	

Table 59. I/O current injection susceptibility⁽¹⁾

1. Guaranteed by characterization results.

2. Injection is not possible.



6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under the conditions summarized in *Table 22: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	I/O input low level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	-	0.3xV _{DDIOx} ⁽²⁾	
$V_{IL}^{(1)}$	I/O input low level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	-	0.39xV _{DDIOx} -0.06 ⁽³⁾	V
	I/O input low level voltage	1.08 V <v<sub>DDIOx<1.62 V</v<sub>	-	-	0.43xV _{DDIOx} -0.1 ⁽³⁾	
	I/O input high level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.7xV _{DDIOx} ⁽²⁾	-	-	
V _{IH} ⁽¹⁾	I/O input high level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.49xV _{DDIOX} +0.26 ⁽³⁾	-	-	V
I/O input high leve voltage	I/O input high level voltage	1.08 V <v<sub>DDIOx<1.62 V</v<sub>	0.61xV _{DDIOX} +0.05 ⁽³⁾	-	-	
V _{hys} ⁽³⁾	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	200	-	mV
	FT_xx input leakage current ⁽³⁾⁽⁵⁾	V _{IN} ≤ Max(V _{DDXXX}) ⁽⁶⁾⁽⁷⁾	-	-	±100	nA
		$\begin{array}{l} Max(V_{DDXXX}) \leq V_{IN} \leq \\ Max(V_{DDXXX}) + 1 \ V^{(6)(7)} \end{array}$	-	-	650	
		Max(V _{DDXXX})+1 V < V _{IN} ≤ 5.5 V ⁽⁶⁾⁽⁷⁾	-	-	200	
l _{lkg} ⁽⁴⁾		V _{IN} ≤ Max(V _{DDXXX}) ⁽⁶⁾⁽⁷⁾	-	-	±150	
0	PA11, PA12, and PC3 I/Os	$\begin{array}{l} Max(V_{DDXXX}) \leq V_{IN} \leq \\ Max(V_{DDXXX}) + 1 \ V^{(6)(7)} \end{array}$	-	-	2500 ⁽³⁾	
		$\begin{array}{l} {\sf Max}({\sf V}_{{\sf DDXXX}}){+}1 \; {\sf V} < \\ {\sf V}_{{\sf IN}} \leq 5.5 \; {\sf V}^{(6)(7)} \end{array}$	-	-	250	
	TT xx input leakage	$V_{IN} \le Max(V_{DDXXX})^{(6)}$	-	-	±150	
	current	Max(V _{DDXXX}) ≤ V _{IN} < 3.6 V ⁽⁶⁾	-	-	2000 ⁽³⁾	
R _{PU}	Weak pull-up equivalent resistor ⁽⁸⁾	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	V _{IN} = V _{DDIOx}	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 6	0. I/O	static	characteristics
---------	--------	--------	-----------------



Electrical characteristics

- 1. Refer to Figure 28: I/O input characteristics.
- 2. Tested in production.
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max} = 10 \ \mu A + [number of IOs where V_{IN} is applied on the pad] \times I_{Ikg}(Max).$
- 5. All FT_xx GPIOs except PA11, PA12 and PC3 I/Os.
- 6. $Max(V_{DDXXX})$ is the maximum value of all the I/O supplies.
- 7. To sustain a voltage higher than $Min(V_{DD}, V_{DDA})$ +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 28* for standard I/Os, and in *Figure 28* for 5 V tolerant I/Os.




Figure 28. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).



In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 19: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 19: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V	V _{DDIOx} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V	2.4	-	
V _{OL} ⁽³⁾	Dutput low level voltage for an I/O pin I _{IO} = 20 mA		-	1.3	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 2.7 V	V _{DDIOx} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 4 mA	-	0.45	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 1.62 V	V _{DDIOx} -0.45	-	V
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 2 mA	-	$0.35_{x}V_{DDIOx}$	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	1.62 V ≥ V _{DDIOx} ≥ 1.08 V	0.65 _x V _{DDIOx}	-	
		I _{IO} = 20 mA V _{DDIOx} ≥ 2.7 V	-	0.4	
V _{OLFM+}	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	I _{IO} = 10 mA V _{DDIOx} ≥ 1.62 V	-	0.4	
		I _{IO} = 2 mA 1.62 V ≥ V _{DDIOx} ≥ 1.08 V	-	0.4	

Table 61. Output voltage characteristics⁽¹⁾

 The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 19:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Guaranteed by design.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 29* and *Table 62*, respectively.



DS11453 Rev 3

Г

Т

-

T

1

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Speed	Symbol	Parameter	Conditions	Min	Мах	Unit	
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5		
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1		
Fmax	Maximum frequency	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	0.1	MHz		
	гшах		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	10		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1.5		
00			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	0.1		
00			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25		
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	52		
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	140	ne	
	11/11		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	17	ns	
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37		
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	110		
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25		
		Maximum frequency	C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	10		
	Fmax		C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	1	MHz	
	Filldx		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	15		
01			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	1		
01			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	9		
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	16		
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	40	ne	
	11/11		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	4.5	ns	
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	9		
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	21		

Table 62	. I/O AC	characteristics ⁽¹⁾⁽²⁾
----------	----------	-----------------------------------



Speed	Symbol	Parameter	Conditions	Min	Max	Unit		
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V - 2				
	Emoy	Maximum fraguanay	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	5	MHz		
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	100 ⁽³⁾			
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37.5			
10			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	5			
10			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5.8			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	11			
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	28			
			C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	2.5	ns		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	5			
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	12			
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	120 ⁽³⁾			
			C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	50			
	Fmax	Maximum fraguanay	C=30 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	10	MHz		
	гпах	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	180 ⁽³⁾			
11			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	75			
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	10			
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	3.3			
	Tr/Tf	Output rise and fall time	C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	6	ns		
			C=30 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	16			
Fm+	Fmax	Maximum frequency	C = 50 pE = 1.6 V/sV = -52.6 V/sV	-	1	MHz		
LU14	Tf	Output fall time ⁽⁴⁾	C=50 pF, 1.6 V≤V _{DDIOx} ≤3.6 V	-	5	ns		

Table 62. I/O AC characteristics ⁽¹⁾⁽²⁾	(continued)
--	-------------


 The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0394 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. This value represents the I/O capability but the maximum system frequency is limited to 80 MHz.

4. The fall time is defined between 70% and 30% of the output waveform accordingly to I²C specification.







1. Refer to Table 62: I/O AC characteristics.

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 _x V _{DDIOx}	v
V _{IH(NRST)}	NRST input high level voltage	-	0.7 _x V _{DDIOx}	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 63. NRST pin characteristics⁽¹⁾

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).






Figure 30. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in *Table 63: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device. 2.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

6.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 64. EXTI Input Characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

1. Guaranteed by design.

6.3.17 Analog switches booster

Table 65. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Мах	Unit	
V _{DD}	Supply voltage	1.62	-	3.6	V	
t _{SU(BOOST)}	Booster startup time	-	-	240	μs	
IDD(BOOST)	Booster consumption for $1.62 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.0 \text{ V}$	-	-	250		
	Booster consumption for $2.0 \vee \leq V_{DD} \leq 2.7 \vee$	-	-	500	μA	
	Booster consumption for $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	-	900		



6.3.18 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 66* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 22: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage	-	1.62	-	3.6	V
		V _{DDA} ≥2V	2	-	V _{DDA}	V
V _{REF+}	Positive reference voltage	V _{DDA} < 2 V		V _{DDA}		V
V _{REF-}	Negative reference voltage	-		V _{SSA}		V
f		Range 1	0.14	-	80	MHz
f _{ADC}	ADC clock frequency	Range 2	0.14	-	26	
		Resolution = 12 bits	-	-	5.33	
	Sampling rate for FAST	Resolution = 10 bits	-	-	6.15	
	channels	Resolution = 8 bits	-	-	7.27	
£		Resolution = 6 bits	-	-	8.88	Mana
f _s	Sampling rate for SLOW channels	Resolution = 12 bits	-	-	4.21	Msps
		Resolution = 10 bits	-	-	4.71	
		Resolution = 8 bits	-	-	5.33	
		Resolution = 6 bits	-	-	6.15	
f _{TRIG}	External trigger frequency	f _{ADC} = 80 MHz Resolution = 12 bits	-	-	5.33	MHz
		Resolution = 12 bits	-	-	15	1/f _{ADC}
V _{CMIN}	Input common mode	Differential mode	(V _{REF+} + V _{REF-})/2 - 0.18	(V _{REF+} + V _{REF-})/2	(V _{REF+} + V _{REF-})/2 + 0.18	V
V _{AIN} ⁽³⁾	Conversion voltage range(2)	-	0	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	Power-up time	-		1		conversion cycle
+.	Calibration time	f _{ADC} = 80 MHz		1.45		μs
t _{CAL}		-		116		

Table 66. ADC characteristic	ne((1) (2)	
------------------------------	-----	---------	--

138/208



Symbol	Parameter	Conditions	Min	Тур	Unit	
	T .:	CKMODE = 00	1.5	2	2.5	
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	1 /5
t _{LATR}	injected channels without conversion abort	CKMODE = 10	-	-	2.25	1/f _{ADC}
		CKMODE = 11	-	-	2.125	
	Triagon conversion	CKMODE = 00	2.5	3	3.5	
+	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0	1 /F
t _{LATRINJ}	aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}
		CKMODE = 11	-	-	3.125	
+	Sampling time	f _{ADC} = 80 MHz	0.03125	-	8.00625	μs
t _s		-	2.5	-	640.5	1/f _{ADC}
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μs
	Total conversion time (including sampling time)	f _{ADC} = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs
t _{CONV}		Resolution = 12 bits	ts + 12.5 cycles for successive approximation = 15 to 653			1/f _{ADC}
		fs = 5 Msps	-	730	830	
I _{DDA} (ADC)	ADC consumption from the V _{DDA} supply	fs = 1 Msps	-	160	220	μA
		fs = 10 ksps	-	16	50	
	ADC consumption from	fs = 5 Msps	-	130	160	
I _{DDV_S} (ADC)	the V _{REF+} single ended	fs = 1 Msps	-	30	40	μA
	mode	fs = 10 ksps	-	0.6	2	
	ADC consumption from	fs = 5 Msps	-	260	310	
I _{DDV_D} (ADC)	the V _{REF+} differential	fs = 1 Msps	-	60	70	μA
	mode	fs = 10 ksps	-	1.3	3	

 Table 66. ADC characteristics^{(1) (2)} (continued)

1. Guaranteed by design

2. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when V_{DDA} \geq 2.4 V.

 V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

The maximum value of RAIN can be found in Table 67: Maximum ADC RAIN.



Electrical characteristics

Resolution	Sampling cycle	Sampling time [ns]	R _{AIN} n	nax (Ω)
Resolution	@80 MHz	@80 MHz	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
0 6 4	24.5	306.25	1800	1500
8 bits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000
	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
6 hito	24.5	306.25	2700	2200
6 bits	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

Table 67. Maximum ADC R_{AIN}⁽¹⁾⁽²⁾



- 2. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when V_{DDA} \geq 2.4 V.
- 3. Fast channels are: PC0, PC1, PC2, PC3, PA0, PA1.
- 4. Slow channels are: all ADC inputs except the fast channels.



Sym- bol	Parameter	(Conditions ⁽⁴)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	5	
ET	Total		ended	Slow channel (max speed)	-	4	5	
EI	unadjusted error		Differential	Fast channel (max speed)	-	3.5	4.5	
			Dillerential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	1	2.5	
EO	Offset		ended	Slow channel (max speed)	-	1	2.5	
EO	error		Differential	Fast channel (max speed)	-	1.5	2.5	
			Differential	Slow channel (max speed)	-	1.5	2.5	
			Single	Fast channel (max speed)	-	2.5	4.5	
EG	Coin orror	ain error	ended	Slow channel (max speed)	-	2.5	4.5	
EG	Gainenor		Differential	Fast channel (max speed)	-	2.5	3.5	LSB
			Dillerential	Slow channel (max speed)	-	2.5	3.5	
			Single	Fast channel (max speed)	-	1	1.5	
ED Differential linearity error		ended	Slow channel (max speed)	-	1	1.5		
	5	ADC clock frequency ≤ 80 MHz,	Differential	Fast channel (max speed)	-	1	1.2	-
				Slow channel (max speed)	-	1	1.2	
		ty	Single	Fast channel (max speed)	-	1.5	2.5	
EL	Integral linearity		ended	Slow channel (max speed)	-	1.5	2.5	
	error		Differential	Fast channel (max speed)	-	1	2	
			Dillerential	Slow channel (max speed)	-	1	2	
			Single	Fast channel (max speed)	10.4	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.5	-	bits
LINOD	bits		Differential	Fast channel (max speed)	10.8	10.9	-	DILO
			Differential	Slow channel (max speed)	10.8	10.9	-	
	Signal to		Single	Fast channel (max speed)	64.4	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65	-	
OINAD	distortion ratio		Differential	Fast channel (max speed)	66.8	67.4	-	
			Dillerential	Slow channel (max speed)	66.8	67.4	-	dB
			Single	Fast channel (max speed)	65	66	-	чD
SNR	Signal-to-		ended	Slow channel (max speed)	65	66	-	1
SINK	noise ratio		Differential	Fast channel (max speed)	67	68	-	
			Differential	Slow channel (max speed)	67	68	-	

Table 68. ADC accuracy	/ - limited test conditions	s 1 ⁽¹⁾⁽²⁾⁽³⁾
Table 68. ADC accuracy	/ - limited test conditions	5 1

142/208



	Table 60. Abo accuracy - minica test contations (continued)									
Sym- bol	Parameter	Conditions ⁽⁴⁾				Тур	Max	Unit		
THD Total 80 MHz harmonic Samplin distortion V _{DDA} =		ADC clock frequency \leq 80 MHz, Sampling rate \leq 5.33 Msps,	Single ended	Fast channel (max speed)	-	-74	-73	dB		
				Slow channel (max speed)	-	-74	-73			
	$V_{DDA} = V_{REF+} = 3 V,$	V _{REF+} = 3 V, Differential	Fast channel (max speed)	-	-79	-76				
	TA = 25 °C		Slow channel (max speed)	-	-79	-76				

Table 68. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

1. Guaranteed by design.

2. ADC DC accuracy values are measured after internal calibration.

- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when V_{DDA} \geq 2.4 V. No oversampling.



Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Тур	Max	Unit
	-	Single ended	Fast channel (max speed)	-	4	6.5	-	
Total ET unadjusted error			Slow channel (max speed)	-	4	6.5		
		Differential	Fast channel (max speed)	-	3.5	5.5		
			Slow channel (max speed)	-	3.5	5.5		
EO Offset		Single ended	Fast channel (max speed)	-	1	4.5		
			Slow channel (max speed)	-	1	5		
LO	error		Differential	Fast channel (max speed)	-	1.5	3	
			Dillerential	Slow channel (max speed)	-	1.5	3	
		Single	Fast channel (max speed)	-	2.5	6	1	
EG	Coin orror		ended	Slow channel (max speed)	-	2.5	6	
EG	Gain error		Differential	Fast channel (max speed)	-	2.5	3.5	- LSB
		ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V _{DDA}	Differential	Slow channel (max speed)	-	2.5	3.5	
			Single ended	Fast channel (max speed)	-	1	1.5	
ED	Differential linearity			Slow channel (max speed)	-	1	1.5	
	error		Differential	Fast channel (max speed)	-	1	1.2	
				Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	1.5	3.5	
EL	Integral linearity			Slow channel (max speed)	-	1.5	3.5	
	error		Differential	Fast channel (max speed)	-	1	3	
				Slow channel (max speed)	-	1	2.5	
			Single ended	Fast channel (max speed)	10	10.5	-	
ENOB	Effective number of			Slow channel (max speed)	10	10.5	-	hita
ENOD	bits		Differential	Fast channel (max speed)	10.7	10.9	-	- bits
				Slow channel (max speed)	10.7	10.9	-	
	Cignal to		Single	Fast channel (max speed)	62	65	-	
SINAD Signal-to- noise and distortion ratio		ended	Slow channel (max speed)	62	65	-	-	
			Fast channel (max speed)	66	67.4	-		
	Tallo	gnal-to-	Differential	Slow channel (max speed)	66	67.4	-	
			Single ended	Fast channel (max speed)	64	66	-	dB
	Signal-to-			Slow channel (max speed)	64	66	-	
SNR	noise ratio		Differential -	Fast channel (max speed)	66.5	68	-	
				Slow channel (max speed)	66.5	68	-	

144/208



	Table 00. Abo accuracy - minica test contations 2 (continued)									
Sym- bol	Parameter	Conditions ⁽⁴⁾				Тур	Max	Unit		
Total THD harmonic distortion		ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V _{DDA}	Single ended	Fast channel (max speed)	-	-74	-65	- dB		
				Slow channel (max speed)	-	-74	-67			
			Differential	Fast channel (max speed)	-	-79	-70	uВ		
			Dillerential	Slow channel (max speed)	-	-79	-71			

Table 69. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$ (continued)

1. Guaranteed by design.

2. ADC DC accuracy values are measured after internal calibration.

- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when V_{DDA} \geq 2.4 V. No oversampling.



Sym- bol	Parameter	(Conditions ⁽⁴⁾					Unit
			Single	Fast channel (max speed)	-	5.5	7.5	
ET	Total		ended	Slow channel (max speed)	-	4.5	6.5	
	unadjusted error		Differential	Fast channel (max speed)	-	4.5	7.5	
			Dillerential	Slow channel (max speed)	-	4.5	5.5	
			Single	Fast channel (max speed)	-	2	5	
EO	Offset		ended	Slow channel (max speed)	-	2.5	5	
EO	error		Differential	Fast channel (max speed)	-	2	3.5	
				Slow channel (max speed)	-	2.5	3	
			Single	Fast channel (max speed)	-	4.5	7	
EG	Coin orror		ended	Slow channel (max speed)	-	3.5	6	
EG	Gain error		Differential	Fast channel (max speed)	-	3.5	4	LSB
			Dillerential	Slow channel (max speed)	-	3.5	5	
			Single	Fast channel (max speed)	-	1.2	1.5	
ED	Differential linearity		ended	Slow channel (max speed)	-	1.2	1.5	
error		ADC clock frequency ≤ 80 MHz,	Differential	Fast channel (max speed)	-	1	6.5 7.5 5.5 5 3.5 3.5 3.5 3.7 6 4 5 1.5 1.5 1.5 1.5 1.2 1.2 1.2 1.2 3.5 3.5 2.5 2.5 2.5 2.5 4 - 4 - 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
		Sampling rate ≤ 5.33 Msps,	Dillerential	Slow channel (max speed)	-	1	1.2	
		1.65 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V,	Single	Fast channel (max speed)	-	3	3.5	
EL	Integral linearity	Voltage scaling Range 1	ended	Slow channel (max speed)	-	2.5	3.5	
EL	error	5 5 5	Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	1
			Single	Fast channel (max speed)	10	10.4	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.4	-	bits
ENOD	bits		Differential	Fast channel (max speed)	10.6	10.7	-	DILS
			Dillerential	Slow channel (max speed)	10.6	10.7	-	
	Signal-to-		Single	Fast channel (max speed)	62	64	-	
	noise and		ended	Slow channel (max speed)	62	64	-	
SINAD distortion ratio		Differential	Fast channel (max speed)	65	66	-		
	1410			Slow channel (max speed)	65	66	-	dB
			Single	Fast channel (max speed)	63	65	-	uВ
SNR	Signal-to-		ended	Slow channel (max speed)	63	65	-	
SINK	noise ratio		Differential	Fast channel (max speed)	66	67	-	
			Differential	Slow channel (max speed)	66	67	-	



	Table 70. Abo accuracy - minica test conditions 5 (continued)									
Sym- bol	Parameter	C	Min	Тур	Max	Unit				
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-69	-67			
	Total	80 MHz, Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	-	-71	-67			
THD	harmonic distortion	$1.65 \text{ V} \le \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} \le$		Fast channel (max speed)	-	-72	-71	dB		
distor		3.6 V, Voltage scaling Range 1	Differential	Slow channel (max speed)	-	-72	-71			

Table 70. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$ (continued)

1. Guaranteed by design.

2. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.



^{4.} The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when V_{DDA} \geq 2.4 V. No oversampling.

Sym- bol	Parameter	(Conditions ⁽⁴⁾					Unit
			Single	Fast channel (max speed)	-	5	5.4	
ET	Total		ended	Slow channel (max speed)	-	4	5	
	unadjusted error		Differential	Fast channel (max speed)	-	4	5	
			Dillerential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	2	4	
EO	Offset		ended	Slow channel (max speed)	-	2	4	
LU	error		Differential	Fast channel (max speed)	-	2	3.5	
			Differential -	Slow channel (max speed)	-	2	3.5	
			Single	Fast channel (max speed)	-	4	4.5	
EG	Coin orror		ended	Slow channel (max speed)	-	4	4.5	
EG	Gain error		Differential -	Fast channel (max speed)	-	3	4	LSB
			Dillerential	Slow channel (max speed)	-	3	4	
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential linearity		ended	Slow channel (max speed)	-	1	1.5	
error	,	ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2	
	26 MHz,	Dillerential	Slow channel (max speed)	-	1	1.2		
		$1.65 V \le V_{DDA} = VREF + \le $ 3.6 V, S	Single	Fast channel (max speed)	-	2.5	3	
EL	Integral	Voltage scaling Range 2	ended	Slow channel (max speed)	-	2.5	3	
EL	linearity error		Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10.2	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.2	10.5	-	bits
ENOD	bits		Differential	Fast channel (max speed)	10.6	10.7	-	DILS
			Dillerential	Slow channel (max speed)	10.6	10.7	-	
	Signal-to-		Single	Fast channel (max speed)	63	65	-	
	noise and		ended	Slow channel (max speed)	63	65	-	
SINAD distortion ratio		Differential	Fast channel (max speed)	65	66	-		
			Differential	Slow channel (max speed)	65	66	-	dB
			Single	Fast channel (max speed)	64	65	-	uВ
SNR	Signal-to-		ended	Slow channel (max speed)	64	65	-	
SINK	noise ratio		Differential	Fast channel (max speed)	66	67	-	
			Differential	Slow channel (max speed)	66	67	-	

Table 71. ADC accuracy - limited test conditions 4 ⁽¹⁾⁽²⁾⁽³⁾	Table 71, ADC accuracy	/ - limited test	conditions $4^{(1)(2)(3)}$
---	------------------------	------------------	----------------------------



	Table 11. Abc accuracy - minicultest conditions 4: v.v. (continued)									
Sym- bol	Parameter	(Min	Тур	Max	Unit				
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-71	-69			
THD	Total harmonic	26 MHz, 1.65 V ≤ V _{DDA} = VREF+ ≤	ended	Slow channel (max speed)	-	-71	-69	dB		
	distortion	3.6 V,	Differential	Fast channel (max speed)	-	-73	-72	uр		
		Voltage scaling Range 2	Dillerential	Slow channel (max speed)	-	-73	-72			

Table 71. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$ (continued)

1. Guaranteed by design.

2. ADC DC accuracy values are measured after internal calibration.

- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when $V_{DDA} < 2.4 \text{ V}$ (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4 \text{ V}$). It is disable when $V_{DDA} \ge 2.4 \text{ V}$. No oversampling.




Figure 31. ADC accuracy characteristics






Figure 32. Typical connection diagram using the ADC

- 1. Refer to Table 66: ADC characteristics for the values of R_{AIN} and C_{ADC} .
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 60: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 60: I/O static characteristics for the values of Ilkg.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 18: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



6.3.19 Digital-to-Analog converter characteristics

0			haracteristics ⁽¹⁾		-		
Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON		ffer OFF (no resistive _OUTx pin or internal	1.71	-	3.6	
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	DAC output buffer OFF (no resistive load on DAC1_OUTx pin or internal connection)		1.71	-	V _{DDA}	V
		Other modes		1.80	-		
V _{REF-}	Negative reference voltage			V_{SSA}			
D	Posistive load	DAC output	connected to V_{SSA}	5	-	-	kO
R_{L}	Resistive load	buffer ON connected to V _{DDA}		25	-	-	kΩ
R _O	Output Impedance	DAC output bu	ffer OFF	9.6	11.7	13.8	kΩ
5	Output impedance sample	V _{DD} = 2.7 V		-	-	2	
R _{BON}	and hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	ĸΩ
5	Output impedance sample	V _{DD} = 2.7 V		-	-	16.5	
R _{BOFF}	and hold mode, output buffer OFF	V _{DD} = 2.0 V		-	-	18.0	<u>к</u> 17
CL	Concettive lead	DAC output buffer ON		-	-	50	pF
C _{SH}	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC1_OUTx	DAC output bu	ffer ON	0.2	-	V _{REF+} – 0.2	v
-	ouipui	DAC output bu	ffer OFF	0	-	V_{REF} +	
	Settling time (full scale: for		±0.5 LSB	-	1.7	3	
	a 12-bit code transition	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	between the lowest and the highest input codes	buffer ON	±2 LSB	-	1.55	2.85	
t _{SETTLING}	when DAC1_OUTx	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	reaches final value ±0.5LSB, ±1 LSB, ±2 LSB,		±8 LSB	-	1.4	2.75	kΩ kΩ pF μF V
	±4 LSB, ±8 LSB)	Normal mode I OFF, ±1LSB, C	DAC output buffer CL = 10 pF	-	2	2.5	
t (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	4.2	7.5	110
t _{WAKEUP} ⁽²⁾	DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	μs
PSRR	V _{DDA} supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON . = 5 kΩ, DC	-	-80	-28	dB

Table 72. DAC characteristics⁽¹⁾



Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC1_OUTx for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF DAC output buffer		1	-	-	μs
		DAC1_OUTx	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	ms
and hold moo transition bet	Sampling time in sample and hold mode (code transition between the	pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	1115
t _{SAMP} lowe high DAC	lowest input code and the highest input code when DAC1_OUTx reaches final value ±1LSB)	DAC1_OUTx pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I _{leak}	Output leakage current		Sample and hold mode, DAC1_OUTx pin connected		-	_(3)	nA
Cl _{int}	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V	Middle code offset for 1	V _{REF+} = 3.6 V		-	1500	-	μV
V _{offset}	trim code step	V _{REF+} = 1.8 V		-	750	-	μv
		DAC output	No load, middle code (0x800)	-	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I _{DDA} (DAC)	DAC consumption from V_{DDA}	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μA
		Sample and ho 100 nF	old mode, C _{SH} =	-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	

Table 72.	DAC	characteristics ⁽¹⁾	(continued)



Symbol	Parameter	Co	Min	Тур	Max	Unit				
I _{DDV} (DAC)		DAC output	No load, middle code (0x800)	-	185	240				
		buffer ON	No load, worst code (0xF1C)	-	340	400				
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205				
	DAC consumption from V _{REF+}	Sample and ho C _{SH} = 100 nF,	old mode, buffer ON, worst case	-	185 x Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μA			
		Sample and hc C _{SH} = 100 nF,	old mode, buffer OFF, worst case	-	155 x Ton/(Ton +Toff) (4)	205 x Ton/(Ton +Toff) (4)				


Table 72. DAC characteristics⁽¹⁾ (continued)

1. Guaranteed by design.

2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

3. Refer to Table 60: I/O static characteristics.

4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0394 reference manual for more details.



CLOAD

Figure 33. 12-bit buffered / non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.



ai17157d

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
	Differential non	DAC output buffer ON		-	-	±2	
DNL	linearity ⁽²⁾	DAC output buffer OFF		-	-	±2	
-	monotonicity	notonicity 10 bits guara		guarantee	d		
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	
	linearity ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4	
		DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±12	
Offset	Offset error at code 0x800 ⁽³⁾	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±25	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5	
	after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7	
Gain	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	·	-	-	±0.5	%
Gain		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70
TUE	Total unadjusted	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB
TOL	error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB
SND	Signal-to-noise	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		-	71.2	-	dD
SNR	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	dB
THD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dB
	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	UD

Table 73. DAC accuracy⁽¹⁾



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Signal-to-noise SINAD and distortion ratio	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	-	70.4	-	dB	
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	dB
ENOR	Effective	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	-	11.4	-	bito
	number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	- dB - bits

Table 73. DAC accuracy⁽¹⁾ (continued)

1. Guaranteed by design.

2. Difference between two consecutive codes - 1 LSB.

3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

4. Difference between the value measured at Code (0x001) and the ideal value.

5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and ($V_{REF+} - 0.2$) V when buffer is ON.



Voltage reference buffer characteristics 6.3.20

Table 74. VREFBUF characteristics ⁽¹⁾									
Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit		
			V _{RS} = 0	2.4	-	3.6			
N/	Analog supply	Normal mode	V _{RS} = 1	2.8	-	3.6			
V _{DDA}	voltage	Degraded mode ⁽²⁾	V _{RS} = 0	1.65	-	2.4			
			V _{RS} = 1	1.65	-	2.8	V		
	Voltage reference		Normal mode	V _{RS} = 0	2.046 ⁽³⁾	2.048	2.049 ⁽³⁾	v	
V _{REFBUF} _		Normar mode	V _{RS} = 1	2.498 ⁽³⁾	2.5 2.502 ⁽³⁾				
OUT	output	Degraded mode ⁽²⁾	V _{RS} = 0	V _{DDA} -150 mV	-	V _{DDA}			
			V _{RS} = 1	V _{DDA} -150 mV	-	V _{DDA}			
TRIM	Trim step resolution	-				±0.1	%		
CL	Load capacitor	-	-	0.5	1	1.5	μF		
esr	Equivalent Serial Resistor of Cload			-	-	2	Ω		
I _{load}	Static load current			-	-	4	mA		
I		281/21/ 2261/	I _{load} = 500 μA	-	200	1000	ppm//		
I _{line_reg}		$2.0 V \leq V_{\text{DDA}} \leq 3.0 V$	$2.8 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ $I_{\text{load}} = 4 \text{ mA}$		100	500	ppm/V		
I _{load_reg}	Load regulation	500 μA ≤ I _{load} ≤4 mA	500 μA ≤ I _{load} ≤4 mA Normal mode		50	500	ppm/mA		
т	Temperature	-40 °C < T _J < +125 °C	;	-	-	T _{coeff} _ vrefint + 50	ppm/ °C		
T _{Coeff}	coefficient	0 °C < T _J < +50 °C	0 °C < T _J < +50 °C		-	T _{coeff} vrefint + 50	ppm/ C		
PSRR	Power supply	DC		40	60	-	dB		
FORN	rejection	100 kHz		25	40	-	uв		
		$CL = 0.5 \ \mu F^{(4)}$		-	300	350			
t _{START}	Start-up time		CL = 1.1 µF ⁽⁴⁾		500	650	μs		
		CL = 1.5 μF ⁽⁴⁾		-	650	800			
I _{INRUSH}	Control of maximum DC current drive on VREFBUF_ OUT during start-up phase (5)	-	-	-	8	-	mA		

(1)



Table 14. Will bor characteristics (continued)						
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	VREFBUF	I _{load} = 0 μA	-	16	25	
BUF)	I _{load} = 500 μA	-	18	30	μA	
	from V _{DDA}	I _{load} = 4 mA	-	35	50	

Table 74. VREFBUF characteristics⁽¹⁾ (continued)

1. Guaranteed by design, unless otherwise specified.

2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V_{DDA} - drop voltage).

3. Guaranteed by test in production.

4. The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.

5. To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V_{RS} = 0 and V_{RS} = 1.



6.3.21 Comparator characteristics

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V _{DDA}	V
$V_{BG}^{(2)}$	Scaler input voltage		-		V _{REFIN}	Г	
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV
	Scaler static consumption	BRG_EN=0 (br	ridge disable)	-	200	300	nA
I _{DDA} (SCALER)	from V _{DDA}	BRG_EN=1 (bi	ridge enable)	-	0.8	1	μA
t _{START_SCALER}	Scaler startup time		-		100	200	μs
t _{START}	Comparator startup time to reach propagation delay specification	High-speed	V _{DDA} ≥ 2.7 V	-	-	5	
		mode	V _{DDA} < 2.7 V	-	-	7	μs
		Medium mode	V _{DDA} ≥ 2.7 V	-	-	15	
		Medium mode	V _{DDA} < 2.7 V	-	-	25	
		Ultra-low-powe	Ultra-low-power mode		-	40	
	Propagation delay with	High-speed	V _{DDA} ≥ 2.7 V	-	55	80	20
t _D ⁽³⁾		mode	V _{DDA} < 2.7 V	-	65	100 ns	ns
۲D	100 mV overdrive	Medium mode	Medium mode		0.55	0.9	
		Ultra-low-power mode		-	4	7	μs
V _{offset}	Comparator offset error	Full common mode range	-	-	±5	±20	mV
		No hysteresis		-	0	-	
		Low hysteresis		-	8	-	
V _{hys}	Comparator hysteresis	Medium hyster	esis	-	15	-	mV
		High hysteresis		-	27	-	

Table 75. COMP characteristics⁽¹⁾



Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
			Static	-	400	600	
I _{DDA} (COMP)		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	-	nA
			Static	-	5	7	
	Comparator consumption from V _{DDA}	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	μΑ
			Static	-	70	100	
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-	
I _{bias}	Comparator input bias current		-	-	-	_(4)	nA

Table 75. COMF	characteristics ⁽¹⁾	(continued)
----------------	--------------------------------	-------------

1. Guaranteed by design, unless otherwise specified.

2. Refer to Table 25: Embedded internal voltage reference.

3. Guaranteed by characterization results.

4. Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in *Table 60: I/O static characteristics*.

6.3.22 Operational amplifiers characteristics

Table 76. OPAMP characteristics	Table 76.	OPAMP	characteristics ⁽¹⁾
---------------------------------	-----------	-------	--------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage ⁽²⁾	-		-	3.6	V
CMIR	Common mode input range	-		-	V _{DDA}	V
VI	Input offset	25 °C, No Load on output.	-	-	±1.5	mV
VI _{OFFSET}	voltage	All voltage/Temp.	-	-	±3	IIIV
	Input offset	Normal mode	-	±5	-	µV/°C
ΔVI_{OFFSET}	voltage drift	Low-power mode	-	±10	-	μν/Ο
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V _{DDA})	-	-	0.8	1.1	mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V _{DDA})	-	-	1	1.35	ΠIV



Symbol	Parameter	Cor	ditions	Min	Тур	Max	Unit	
		Normal mode		-	-	500		
I _{LOAD}	Drive current	Low-power mode	V _{DDA} ≥2V	-	-	100		
	Drive current in	Normal mode		-	-	450	μA	
I _{LOAD_PGA}	PGA mode	Low-power mode	V _{DDA} ≥2V	-	-	50		
	Resistive load (connected to	Normal mode	V 2 V	4	-	-		
R _{LOAD}	VSSA or to VDDA)	Low-power mode	- V _{DDA} < 2 V	20	-	-	kΩ	
R. a. a. a. a.	Resistive load in PGA mode (connected to	Normal mode		4.5	-	-	K12	
R _{LOAD_PGA}	VSSA or to V _{DDA})	Low-power mode	- V _{DDA} < 2 V	40	-	-		
C _{LOAD}	Capacitive load		-	-	-	50	pF	
CMRR	Common mode	Normal mode -		-85	-	dB		
CIMICK	rejection ratio	Low-power mode		-	-90	-	uВ	
PSRR	Power supply	Normal mode	C _{LOAD} ≤ 50 pf, R _{LOAD} ≥ 4 kΩ DC	70	85	-	dB	
rejection rati	rejection ratio	Low-power mode	C _{LOAD} ≤ 50 pf, R _{LOAD} ≥ 20 kΩ DC	72	90	-	üb	
	$v_{\text{DDA}} = 2.4 \text{ V}$ Gain Bandwidth Normal mode $V_{\text{DDA}} \ge 2.4 \text{ V}$ (OPA_RANGE = 1)	550	1600	2200				
GBW		Low-power mode	(OPA_RANGE = 1)	100	420	600	- kHz	
GBW	Product	Normal mode	V _{DDA} < 2.4 V	250	700	950		
		Low-power mode	(OPA_RANGE = 0)	40	180	280		
	Slew rate	Normal mode	V >24V	-	700	-		
SR ⁽³⁾	(from 10 and	Low-power mode	V _{DDA} ≥ 2.4 V	-	180	-	\//ma	
36.07	90% of output	Normal mode	N + 0 4 M	-	300	-	V/ms	
	voltage)	Low-power mode	V _{DDA} < 2.4 V	-	80	-		
40		Normal mode		55	110	-	٦٢	
AO	Open loop gain	Low-power mode		45	110	-	dB	
V (3)	High saturation	Normal mode	I _{load} = max or R _{load} =	V _{DDA} - 100	-	-		
V _{OHSAT} ⁽³⁾	voltage	Low-power mode	min Input at V _{DDA} .	V _{DDA} - 50	-	-	mV	
V _{OLSAT} ⁽³⁾	Low saturation	Normal mode	I _{load} = max or R _{load} =	-	-	100		
♥ OLSAT`´	voltage	Low-power mode	min Input at 0.	-	-	50		
<i>(</i>)	Phase mercin	Normal mode		-	74	-	o	
Φm	Phase margin	Phase margin Low-power mode			-	66	-	

Table 76. OPAMP characteristics ⁽¹⁾ (continued)
--

160/208



Symbol	Parameter		ditions	Min	Тур	Мах	Unit
GM	Coin morain	Normal mode		-	13	-	٩D
GM	Gain margin	Low-power mode		-	20	-	dB
twakeup	Wake up time	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	5	10	
	from OFF state.	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	10	30	μs
I _{bias}	OPAMP input bias current	General purpose input		-	-	_(4)	nA
				-	2	-	
PGA gain ⁽³⁾	Non inverting gain value				4	-	
PGA gain ⁽³⁾		gain value		-	-	8	-
				-	16	-	
	R2/R1 internal resistance values in PGA mode ⁽⁵⁾	PGA Gain = 2		-	80/80	-	
		PGA Gain = 4		-	120/ 40	-	
R _{network}		PGA Gain = 8		-	140/ 20	-	kΩ/kΩ
		PGA Gain = 16		-	150/ 10	-	
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%
PGA gain error	PGA gain error		-	-1	-	1	%
		Gain = 2	-	-	GBW/ 2	-	
	PGA bandwidth for different non	Gain = 4	-	-	GBW/ 4	-	M⊔-
PGA BW	inverting gain	Gain = 8	-	-	GBW/ 8	-	MHz
		Gain = 16	-	-	GBW/ 16	-	

 Table 76. OPAMP characteristics⁽¹⁾ (continued)



	Table 76. OFAMF Characteristics, (continued)								
Symbol	Parameter	Conditions		Min	Тур	Max	Unit		
		Normal mode	at 1 kHz, Output loaded with 4 k Ω	-	500	-			
en	Voltage noise	Low-power mode	at 1 kHz, Output loaded with 20 kΩ	-	600	-	nV/√Hz		
	density	Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	11 V / VI 12		
		Low-power mode	at 10 kHz, Output loaded with 20 kΩ	-	290	-			
I _{DDA} (OPAMP) ⁽³⁾	OPAMP	Normal mode	no Load, quiescent nde mode	-	120	260			
	consumption from V _{DDA}	Low-power mode		-	45	100	μA		

Table 76.	OPAMP	characteristics ⁽¹⁾	(continued)
-----------	-------	--------------------------------	-------------

1. Guaranteed by design, unless otherwise specified.

2. The temperature range is limited to 0 °C-125 °C when V_{DDA} is below 2 V

3. Guaranteed by characterization results.

4. Mostly I/O leakage, when used in analog mode. Refer to IIkg parameter in Table 60: I/O static characteristics.

5. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

6.3.23 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V_{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} ⁽¹⁾	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	$_{DD}(TS)^{(1)}$ Temperature sensor consumption from V _{DD} , when selected by ADC		4.7	7	μA

1. Guaranteed by design.

2. Guaranteed by characterization results.

 Measured at V_{DDA} = 3.0 V ±10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 8: Temperature sensor calibration values.

4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.



6.3.24 V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}		39	-	kΩ
Q	Ratio on V _{BAT} measurement		3	-	-
Er ⁽¹⁾	Error on Q		-	10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the VBAT	12	-	-	μs

Table 78. V_{BAT} monitoring characteristics

1. Guaranteed by design.

Table 79. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{BC}	Battery	VBRS = 0	-	5	-	
	charging resistor	VBRS = 1	-	1.5	-	kΩ

6.3.25 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit			
+	Timer resolution time	-	1	-	t _{TIMxCLK}			
t _{res(TIM)}		f _{TIMxCLK} = 80 MHz	12.5	-	ns			
f	Timer external clock	-	0	f _{TIMxCLK} /2	MHz			
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 80 MHz	0	40	MHz			
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit			
		TIM2	-	32				
+	16-bit counter clock	-	1	65536	t _{TIMxCLK}			
^t COUNTER	period	f _{TIMxCLK} = 80 MHz	0.0125	819.2	μs			
	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}			
^t MAX_COUNT	with 32-bit counter	f _{TIMxCLK} = 80 MHz	-	53.68	S			

Table 80. TIMx⁽¹⁾ characteristics

1. TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.



Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit				
/4	0	0.125	512					
/8	1	0.250	1024					
/16	2	0.500	2048					
/32	3	1.0	4096	ms				
/64	4	2.0	8192					
/128	5	4.0	16384					
/256	6 or 7	8.0	32768					

Table 81. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾

1. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0512	3.2768	
2	1	0.1024	6.5536	m 0
4	2	0.2048	13.1072	ms
8	3	0.4096	26.2144	

Table 82. WWDG min/max timeout value at 80 MHz (PCL)	(ک
--	----

6.3.26 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I^2 C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0394 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present. Only FT_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:



Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

Table 83. I2C analog filter characteristics⁽¹⁾

1. Guaranteed by design.

2. Spikes with widths below $t_{\mbox{\scriptsize AF}(\mbox{min})}$ are filtered.

3. Spikes with widths above $t_{\mathsf{AF}(\mathsf{max})}$ are not filtered



Г

-

SPI characteristics

Unless otherwise specified, the parameters given in *Table 84* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 22: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		Master mode receiver/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			40	
		Master mode receiver/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1		-	16	
		Master mode transmitter 1.71 < V _{DD} < 3.6 V Voltage Range 1			40	MHz
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode receiver 1.71 < V _{DD} < 3.6 V Voltage Range 1	-		40	
		Slave mode transmitter/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			37 ⁽²⁾	
		Slave mode transmitter/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1			20 ⁽²⁾	
		Voltage Range 2			13	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4 _x T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2 _x T _{PCLK}	-	-	ns
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	T _{PCLK} -2	T _{PCLK}	T _{PCLK} +2	ns
t _{su(MI)}	Data input satur timo	Master mode	4	-	-	ns
t _{su(SI)}	Data input setup time	Slave mode	1.5	-	-	115
t _{h(MI)}	Data input hold time	Master mode	6.5	-	-	ns
t _{h(SI)}		Slave mode	1.5	-	-	115
t _{a(SO)}	Data output access time	Slave mode	9	-	36	ns
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns

Table 84. SPI characteristics⁽¹⁾




Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Data output valid time	Slave mode 2.7 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	13.5	
t _{v(SO)}		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	24	ns
		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 2	-	12.5	33	
t _{v(MO)}		Master mode	-	4.5	6	
t _{h(SO)}	Data output hold time	Slave mode	7	-	-	ns
t _{h(MO)}		Master mode	0	-	-	611

Table 84. SPI characteristics⁽¹⁾ (continued)


1. Guaranteed by characterization results.

2. Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty(SCK) = 50 %.











1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$




Figure 36. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}.$



Quad SPI characteristics

Unless otherwise specified, the parameters given in *Table 85* and *Table 86* for Quad SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40		
F _{CK}	Quad SPI clock frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	48	MHz	
1/t _(CK)		2.7 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	60	101112	
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	26		
t _{w(CKH)}	Quad SPI clock high and		t _(CK) /2-2	-	t _(CK) /2		
t _{w(CKL)}	low time	f _{AHBCLK} = 48 MHz, presc=0	t _(СК) /2	-	t _(CK) /2+2		
t	Data input satur timo	Voltage Range 1	2	-	-		
t _{s(IN)}	Data input setup time	Voltage Range 2	3.5	-	-		
+	Data input hold time	Voltage Range 1	5	-	-	ne	
t _{h(IN)}	Data input hold time	Voltage Range 2	6.5	-	-	ns	
+	Data output valid time	Voltage Range 1	-	1	5		
t _{v(OUT)}	Data output valid time	Voltage Range 2	-	3	5		
+	Data output hold time	Voltage Range 1	0	-	-		
t _{h(OUT)}		Voltage Range 2	0	-	-		

Table 85.	Quad SPI	characteristics	in	SDR mode ⁽¹)
-----------	----------	-----------------	----	------------------------	---


1. Guaranteed by characterization results.




Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40	
F _{CK}	Quad SPI clock	2 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	48	MHz
1/t _(CK)	frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	48	
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	26	
t _{w(CKH)}	Quad SPI clock high	f _{AHBCLK} = 48 MHz, presc=0	t _(CK) /2-2	-	t _(CK) /2	
t _{w(CKL)}	and low time	AHBCLK - 40 Miliz, presc-0	t _(CK) /2	-	t _(CK) /2+2	
+	Data input setup time	Voltage Range 1	1			
t _{sr(IN)}	on rising edge	Voltage Range 2	3.5	-		
4	Data input setup time on falling edge	Voltage Range 1	1		-	
t _{sf(IN)}		Voltage Range 2	1.5			
+	Data input hold time	Voltage Range 1	6			
t _{hr(IN)}	on rising edge	Voltage Range 2	6.5	_	-	
+	Data input hold time	Voltage Range 1	5.5			
t _{hf(IN)}	on falling edge	Voltage Range 2	5.5	-	-	ns
+	Data output valid time	Voltage Range 1		5	5.5	
t _{vr(OUT)}	on rising edge	Voltage Range 2	-	9.5	14	
4	Data output valid time	Voltage Range 1		5	8.5	
t _{vf(OUT)}	on falling edge	Voltage Range 2	-	15	19	
Data output hold time		Voltage Range 1	3.5 -			
t _{hr(OUT)}	on rising edge	Voltage Range 2	8	-	-	
+	Data output hold time	Voltage Range 1	3.5	-		
t _{hf(OUT)}	on falling edge	Voltage Range 2	13	-	1 -	

1. Guaranteed by characterization results.













SAI characteristics

Unless otherwise specified, the parameters given in *Table 87* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in*Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: $0.5 \times V_{DD}$

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Symbol	Parameter	Conditions	Min	Мах	Unit
f _{MCLK}	SAI Main clock output	-	-	50	MHz
		Master transmitter 2.7 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	18.5	
	Master transmitter 1.71 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	12.5		
	Master receiver Voltage Range 1	-	25		
f _{CK}		Slave transmitter 2.7 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	22.5	MHz
		Slave transmitter 1.71 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	14.5	
		Slave receiver Voltage Range 1	-	25	
		Voltage Range 2	-	12.5	
+	FS valid time	Master mode 2.7 \leq V _{DD} \leq 3.6	-	22	
t _{v(FS)}		Master mode $1.71 \le V_{DD} \le 3.6$	-	40	ns
t _{h(FS)}	FS hold time	Master mode	10	-	ns
t _{su(FS)}	FS setup time	Slave mode	1	-	ns
t _{h(FS)}	FS hold time	Slave mode	2	-	ns
t _{su(SD_A_MR)}	Data input setup time	Master receiver	2	-	200
t _{su(SD_B_SR)}		Slave receiver	1.5	-	ns
t _{h(SD_A_MR)}	Data input hold time	Master receiver	5	-	ns
t _{h(SD_B_SR)}		Slave receiver	2.5	-	113

Table 87. SAI o	characteristics ⁽¹⁾
-----------------	--------------------------------

172/208




Symbol	Parameter	Conditions	Min	Мах	Unit			
+	Data output valid time	Slave transmitter (after enable edge) 2.7 \leq V _{DD} \leq 3.6		22	ns			
t _{v(SD_B_ST)} Data out		Slave transmitter (after enable edge) $1.71 \le V_{DD} \le 3.6$	-	34	115			
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	10	-	ns			
		Master transmitter (after enable edge) 2.7 \leq V _{DD} \leq 3.6	-	27	ne			
t _{v(SD_A_MT)}	Data output valid time	Master transmitter (after enable edge) $1.71 \le V_{DD} \le 3.6$		40	ns			
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	10	-	ns			

Table 87. SAI characteristics⁽¹⁾ (continued)

1. Guaranteed by characterization results.

2. APB clock frequency must be at least twice SAI clock frequency.










Figure 40. SAI slave timing waveforms

SDMMC characteristics

Unless otherwise specified, the parameters given in *Table 88* for SDIO are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output characteristics.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz		
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	4/3	-		
t _{W(CKL)}	Clock low time	f _{PP} = 50 MHz	8	10	-	ns		
t _{W(CKH)}	Clock high time	f _{PP} = 50 MHz	8	10	-	ns		
CMD, D inpu	ts (referenced to CK) in MMC and SD H	S mode						
t _{ISU}	Input setup time HS	f _{PP} = 50 MHz	3.5	-	-	ns		
t _{IH}	Input hold time HS	f _{PP} = 50 MHz	2.5	-	-	ns		
CMD, D outp	outs (referenced to CK) in MMC and SD	HS mode						
t _{OV}	Output valid time HS	f _{PP} = 50 MHz	-	12	13	ns		
t _{OH}	Output hold time HS	f _{PP} = 50 MHz	10	-	-	ns		
CMD, D inputs (referenced to CK) in SD default mode								
t _{ISUD}	Input setup time SD	f _{PP} = 50 MHz	3.5	-	-	ns		
t _{IHD}	Input hold time SD	f _{PP} = 50 MHz	3	-	-	ns		

Table 88. SD / MMC d	ynamic characteristics	. V _{DD} =2.7 V to 3.6 V ⁽¹⁾

174/208



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
CMD, D outp	uts (referenced to CK) in SD default mo	ode				
t _{OVD}	Output valid default time SD	f _{PP} = 50 MHz	-	2	3	ns
t _{OHD}	Output hold default time SD	f_{PP} = 50 MHz	0	-	-	ns

Table 88	. SD / MMC dynamic characteristic	s, V _{DD} =2.7 V	to 3.6 '	V ⁽¹⁾ (cc	ontinue	ed)

1. Guaranteed by characterization results.


Table 89. eMMC	dynamic	characteristics,	V _{DD} =	1.71 V	to 1.9 V ⁽¹⁾⁽²⁾
----------------	---------	------------------	-------------------	--------	----------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/f _{PCLK2} frequency ratio	-	-	-	4/3	-
t _{W(CKL)}	Clock low time	f _{PP} = 50 MHz	8	10	-	ns
t _{W(CKH)}	Clock high time	f _{PP} = 50 MHz	8	10	-	ns
CMD, D inpu	ts (referenced to CK) in eMMC mode					
t _{ISU}	Input setup time HS	f _{PP} = 50 MHz	0	-	-	ns
t _{IH}	Input hold time HS	f _{PP} = 50 MHz	1.5	-	-	ns
CMD, D outp	uts (referenced to CK) in eMMC mode					
t _{OV}	Output valid time HS	f _{PP} = 50 MHz	-	13.5	15	ns
t _{ОН}	Output hold time HS	f _{PP} = 50 MHz	9	-	-	ns


1. Guaranteed by characterization results.

2. C_{LOAD} = 20pF.

Figure 41	SDIO	high-speed mode
i iguic +i		mgn speca moac







CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

SWPMI characteristics

The Single Wire Protocol Master Interface (SWPMI) and the associated SWPMI_IO transceiver are compliant with the ETSI TS 102 613 technical specification.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SWPSTART}	SWPMI regulator startup timeSWP Class B2.7 V \leq V _{DD} \leq 3,3		-	-	300	μs
tswppit SWP bit duration		V _{CORE} voltage range 1	500	-	-	ns
ISWPBIT		V _{CORE} voltage range 2	620	-	-	115

Table 90. SWPMI electrical characteristics



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

7.1 LQFP100 package information




Figure 43. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 91. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package
mechanical data


Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059




Cumhal	millimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
с	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	-	-	0.080	-	-	0.0031

Table 91. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package
mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.






178/208



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.






 Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.2 UFBGA100 package information

Figure 46. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 92. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid
array package mechanical data

Symbol	millimeters		inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	0.0094
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
Е	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-



Table 92. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball gridarray package mechanical data (continued)

	millimeters				inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 47. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 93. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.







Figure 48. UFBGA100 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity. 1.



7.3 LQFP64 package information

Figure 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 94. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
package mechanical data


Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-




		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Мах
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
К	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	-	-	0.0031

Table 94. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flatpackage mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.






1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.4 UFBGA64 package information




Figure 52. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package outline

1. Drawing is not to scale.



	millimeters				inches ⁽¹⁾	
Symbol	Min Typ		Мах	Min	Тур	Max
А	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

Table 95. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 53. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package recommended footprint




Table 96. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm



Table 30. Of BGA04 recommended FCB design rules (0.5 min pitch BGA) (continued)						
Dimension	Recommended values					
Stencil thickness	Between 0.100 mm and 0.125 mm					
Pad trace width	0.100 mm					

Table 96 UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) (continued)

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 54. UFBGA64 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity. 1.



7.5 WLCSP64 package information





Figure 55. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.



Symbol	millimeters					
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.516	0.546	0.576	0.0203	0.0215	0.0227
A1	-	0.166	-	-	0.0065	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-



		package me			package mechanical data (continued)							
Symbol	millimeters			inches ⁽¹⁾								
Symbol	Min	Тур	Max	Min	Тур	Мах						
b ⁽³⁾	0.190	0.220	0.250	0.0075	0.0087	0.0098						
D	3.106	3.141	3.176	0.1223	0.1237	0.1250						
E	3.092	3.127	3.162	0.1217	0.1231	0.1245						
е	-	0.350	-	-	0.0138	-						
e1	-	2.450	-	-	0.0965	-						
e2	-	2.450	-	-	0.0965	-						
F	-	0.3455	-	-	0.0136	-						
G	-	0.3385	-	-	0.0133	-						
aaa	-	-	0.100	-	-	0.0039						
bbb	-	-	0.100	-	-	0.0039						
ссс	-	-	0.100	-	-	0.0039						
ddd	-	-	0.050	-	-	0.0020						
eee	-	-	0.050	-	-	0.0020						


Table 97. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package mechanical data (continued)


1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 56. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package recommended footprint






Dimension	Recommended values
Pitch	0.35 mm
Dpad	0.210 mm
Dsm	0.275 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.235 mm
Stencil thickness	0.100 mm



Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.6 WLCSP49 package information




Figure 58. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.



		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Мах	Min	Тур	Max
А	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	3.106	3.141	3.176	0.1223	0.1237	0.1250
E	3.092	3.127	3.162	0.1217	0.1231	0.1245
е	-	0.400	-	-	0.0157	-
e1	-	2.400	-	-	0.0945	-
e2	-	2.400	-	-	0.0945	-
F	-	0.3705	-	-	0.0146	-
G	-	0.3635	-	-	0.0143	-
ааа	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ссс	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020


Table 99. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 59. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package recommended footprint





Dimension	Recommended values					
Pitch	0.4					
Dpad	0.225 mm					
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)					
Stencil opening	0.250 mm					
Stencil thickness	0.100 mm					

 Table 100. WLCSP49 recommended PCB design rules (0.4 mm pitch)

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 60. WLCSP49 marking (package top view)

 Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.7 LQFP48 package information

Figure 61. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



Cumhal		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Мах	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.080	-	-	0.0031	

Table 101. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 62. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 63. LQFP48 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting


196/208



from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.8 UFQFPN48 package information

Figure 64. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



1. Drawing is not to scale.

2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.

3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.




package mechanical data								
Cumhal	millimeters			inches ⁽¹⁾				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020		
D	6.900	7.000	7.100	0.2717	0.2756	0.2795		
E	6.900	7.000	7.100	0.2717	0.2756	0.2795		
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244		
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
Т	-	0.152	-	-	0.0060	-		
b	0.200	0.250	0.300	0.0079	0.0098	0.0118		
е	-	0.500	-	-	0.0197	-		
ddd	-	-	0.080	-	-	0.0031		

Table 102. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flatpackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 65. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.






Figure 66. UFQFPN48 marking (package top view)

 Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.9 UFQFPN32 package information





- 1. Drawing is not to scale.
- 2. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and




solder this backside pad to PCB ground.




package mechanical data								
millimeters				inches ⁽¹⁾				
Symbol	Min	Тур	Мах	Min	Тур	Мах		
А	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	-	-	0.050	-	-	0.0020		
A3	-	0.152	-	-	0.0060	-		
b	0.180	0.230	0.280	0.0071	0.0091	0.0110		
D	4.900	5.000	5.100	0.1929	0.1969	0.2008		
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E	4.900	5.000	5.100	0.1929	0.1969	0.2008		
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
е	-	0.500	-	-	0.0197	-		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
ddd	-	-	0.080	-	-	0.0031		

Table 103. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flatpackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 69. UFQFPN32 marking (package top view)

 Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.10 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 22: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of all I_{DDXXX} and V_{DDXXX}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I/O}} \max = \Sigma \left(\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}} \right) + \Sigma \left((\mathsf{V}_{\mathsf{DDIOx}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}} \right),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	42	
	Thermal resistance junction-ambient UFBGA100 - 7 × 7 mm / 0.5 mm pitch	57	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	46	
Θ _{JA}	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm / 0.5 mm pitch	65	°C/W
	Thermal resistance junction-ambient WLCSP64 3.141 x 3.127 / 0.35 mm pitch	46	C/VV
	Thermal resistance junction-ambient WLCSP49 3.141 x 3.127 / 0.4 mm pitch	48	
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm / 0.5 mm pitch	33	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm / 0.5 mm pitch	57	

Table 104. Package thermal characteristics

7.10.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



7.10.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32L431xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL}= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL}= 1.3 V

P_{INTmax} = 50 mA × 3.5 V= 175 mW

P_{IOmax} = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

P_{Dmax} = 175 + 272 = 447 mW

Using the values obtained in *Table 104* T_{Jmax} is calculated as follows:

For LQFP64, 46 °C/W

T_{.lmax} = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.562 °C = 102.562 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see Section 8: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note: With this given P_{Dmax} we can find the T_{Amax} allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6: $T_{Amax} = T_{Jmax} - (46^{\circ}C/W \times 447 \text{ mW}) = 105-20.562 = 84.438 ^{\circ}C$ Suffix 7: $T_{Amax} = T_{Jmax} - (46^{\circ}C/W \times 447 \text{ mW}) = 125-20.562 = 104.438 ^{\circ}C$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.



Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 100$ °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL}= 0.4 V

P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

P_{Dmax} = 70 + 64 = 134 mW

Thus: P_{Dmax} = 134 mW


Using the values obtained in Table 104 T_{Jmax} is calculated as follows:

- For LQFP64, 46 °C/W
- T_{Jmax} = 100 °C + (46 °C/W × 134 mW) = 100 °C + 6.164 °C = 106.164 °C

This is above the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Ordering information*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 70* to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements.







8 Ordering information

Table 105. STM32L431xx ord	ering info	orma	tion so	chem	ne			
Example:	STM32	L	431	С	С	Т	6	TR
Device family								
STM32 = Arm [®] based 32-bit microcontroller								
Product type								
L = ultra-low-power								
Device subfamily								
431: STM32L431xx								
Pin count								
K = 32 pins								
C = 48 pins								
R = 64 pins								
V = 100 pins								
Flash memory size								
B = 128 kB of Flash memory]			
C = 256 KB of Flash memory								
Package								
T = LQFP ECOPACK [®] 2								
U = QFN ECOPACK [®] 2								
I = UFBGA ECOPACK [®] 2								
Y = CSP ECOPACK®2								
Temperature range								
6 = Industrial temperature range, -40 to 85 $^{\circ}$ C (105	°C junction	I)						
7 = Industrial temperature range, -40 to 105 °C (125	5 °C junctio	n)						
3 = Industrial temperature range, -40 to 125 °C (130) °C junctio	n)						
Packing								

TR = tape and reel

xxx = programmed parts

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



9 Revision history

Date	Revision	Changes
31-May-2016	1	Initial release.
23-Jun-2017	2	 Added 1x LPUART on cover page. Replaced all references to RM0392 by RM0394 (Reference Manual). Updated Section 3.7: Boot modes. Added Table 4: STM32L431xx modes overview. Updated baudrate in Section 3.25: Universal synchronous/asynchronous receiver transmitter (USART). Updated Section 6.1.7: Current consumption measurement. Added footnote to Table 59: I/O current injection susceptibility. Updated Section 6.3.18: Analog-to-Digital converter characteristics. Added F_{ADC} min in Table 66: ADC characteristics. Updated Table 72: DAC characteristics. Added Ibias parameter in Table 75: COMP characteristics. Updated Section 7: Package information.
21-May-2018	3	 Updated DAC terminology in all the document for clarification: single DAC instance (= DAC1) with 2 output channels. Added ECOPACK2® information in <i>Features</i>. Added power up/down sequence requirements in <i>Section 3.9.1: Power supply schemes</i>. Added <i>Figure 3: Power-up/down sequence</i>. Updated Clock-out capability in <i>Section 3.11: Clocks and startup</i>. Updated <i>Figure 4: Clock tree</i>. Updated <i>Section 3.14.1: Nested vectored interrupt controller (NVIC)</i>. Replaced FT_u by FT in column I/O structure of <i>Table 15: STM32L431xx pin definitions</i>. Updated <i>Section 6.3.2: Operating conditions at power-up / power-down</i>. Updated <i>Table 60: I/O static characteristics</i>. Added <i>Section 6.3.16: Extended interrupt and event controller input (EXTI) characteristics</i>.

Table 106. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

