# **Table of Contents**

1.	Related Documents and Conventions	
	1.1. Related Documents	4
	1.1.1. SiM3U1xx/SiM3C1xx Reference Manual	
	1.1.2. Hardware Access Layer (HAL) API Description	4
	1.1.3. ARM Cortex-M3 Reference Manual	4
	1.2. Conventions	4
2.	Typical Connection Diagrams	5
	2.1. Power	5
3.	Electrical Specifications	6
	3.1. Electrical Characteristics	6
	3.2. Thermal Conditions	29
	3.3. Absolute Maximum Ratings	29
4.	Precision32™ SiM3C1xx System Overview	32
	4.1. Power	34
	4.1.1. LDO and Voltage Regulator (VREG0)	34
	4.1.2. Voltage Supply Monitor (VMON0)	34
	4.1.2. Voltage Supply Monitor (VMON0)	34
	4.1.4. Power Management Unit (PMU)	34
	4.1.5. Device Power Modes	35
	4.2. I/O4.2.1. General Features	36
	4.2.1. General Features	36
	4.2.2. High Drive Pins (PB4)	36
	4.2.2. High Drive Pins (PB4)	36
	4.2.4. Crossbars	36
	4.3. Clocking	37
	4.3.1. PLL (PLL0)	38
	4.3.2. Low Power Oscillator (LPOSC0)	
	4.3.3. Low Frequency Oscillator (LFOSC0)	
	4.3.4. External Oscillators (EXTOSC0)	38
	4.4. Data Peripherals	
	4.4.1. 16-Channel DMA Controller	
	4.4.2. 128/192/256-bit Hardware AES Encryption (AES0)	39
	4.4.3. 16/32-bit CRC (CRC0)	
	4.5. Counters/Timers and PWM	40
	4.5.1. Programmable Counter Array (EPCA0, PCA0, PCA1)	40
	4.5.2. 32-bit Timer (TIMER0, TIMER1)	
- 4	4.5.3. Real-Time Clock (RTC0)	41
	4.5.4. Low Power Timer (LPTIMER0)	41
	4.5.5. Watchdog Timer (WDTIMER0)	41
7	4.6. Communications Peripherals	
	4.6.1. External Memory Interface (EMIF0)	
	4.6.2. USART (USARTO, USART)	
	4.6.3. UART (ÙART0, UART1)	
	4.6.4. SPI (SPI0, SPI1)	



	4.6.5. I2C (I2C0, I2C1)	43
	4.6.6. I2S (I2S0)	
	4.7. Analog	
	4.7.1. 12-Bit Analog-to-Digital Converters (SARADC0, SARADC1)	
	4.7.2. Sample Sync Generator (SSG0)	
	4.7.3. 10-Bit Digital-to-Analog Converter (IDAC0, IDAC1)	
	4.7.4. 16-Channel Capacitance-to-Digital Converter (CAPSENSE0)	46
	4.7.5. Low Current Comparators (CMP0, CMP1)	46
	4.7.6. Current-to-Voltage Converter (IVC0)	46
	4.8. Reset Sources	47
	4.9. Security	48
	4.10.On-Chip Debugging	48
5.	Ordering Information	49
6.	Pin Definitions and Packaging Information. 6.1. SiM3C1x7 Pin Definitions. 6.2. SiM3C1x6 Pin Definitions.	51
	6.1. SiM3C1x7 Pin Definitions	51
	6.2. SiM3C1x6 Pin Definitions	59
	6.3. SiM3C1x4 Pin Definitions	66
	6.3. SiM3C1x4 Pin Definitions	70
	6.4.1. LGA-92 Solder Mask Design	72
	6 4 2 I GA-92 Stencil Design	72
	6.4.2. LGA-92 Stencil Design	72
	6.5. TQFP-80 Package Specifications	73
	6.5.1 TOFP-80 Solder Mask Design	76
	6.5.1. TQFP-80 Solder Mask Design	76
	6.5.3. TQFP-80 Card Assembly	76
	6.6. QFN-64 Package Specifications	
	6.6.1. QFN-64 Solder Mask Design	79
	6.6.2. QFN-64 Stencil Design	
	6.6.3. QFN-64 Card Assembly	
	6.7. TQFP-64 Package Specifications	
	6.7.1. TQFP-64 Solder Mask Design	
	6.7.2. TQFP-64 Stencil Design	
	6.7.3. TQFP-64 Card Assembly	
	6.8. QFN-40 Package Specifications	
	6.8.1. QFN-40 Solder Mask Design	
	6.8.2. QFN-40 Stencil Design	
	6.8.3. QFN-40 Card Assembly	
7.		
• •	7.1. Revision Identification	
	7.2. Comparator Rising/Falling Edge Flags in Debug Mode (CMP0, CMP1)	
	7.2.1. Problem	
	7.2.2. Impacts	
	7.2.3. Workaround	
	7.2.4. Resolution	
D٢	ocument Change List	
	ontact Information	



## 1. Related Documents and Conventions

### 1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3C1xx device family.

### 1.1.1. SiM3U1xx/SiM3C1xx Reference Manual

The Silicon Laboratories SiM3U1xx/SiM3C1xx Reference Manual provides detailed functional descriptions for the SiM3C1xx devices.

## 1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3C1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

#### 1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vector Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here:

http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3.

### 1.2. Conventions

The block diagrams in this document use the following formatting conventions:




Figure 1.1. Block Diagram Conventions



## 2. Typical Connection Diagrams

This section provides typical connection diagrams for SiM3C1xx devices.

### 2.1. Power

Figure 2.1 shows a typical connection diagram for the power pins of the SiM3C1xx devices when the internal regulator is in use.




Figure 2.1. Connection Diagram with Voltage Regulator Used

Figure 2.2 shows a typical connection diagram for the power pins of the SiM3C1xx devices when the internal regulator is not used.




Figure 2.2. Connection Diagram with Voltage Regulator Not Used



## 3. Electrical Specifications

## 3.1. Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 3.1, unless stated otherwise.

**Table 3.1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V <sub>DD</sub>		1.8	_	3.6	V
Operating Supply Voltage on VREGIN	V <sub>REGIN</sub>	EXTVREG0 Not Used	4	_	5.5	V
		EXTVREG0 Used	3.0	-	3.6	V
Operating Supply Voltage on VIO	V <sub>IO</sub>		1.8	-	$V_{DD}$	V
Operating Supply Voltage on VIOHD	V <sub>IOHD</sub>	HV Mode (default)	2.7	+	6.0	V
		LV Mode	1.8	77.	3.6	V
Voltage on I/O pins, Port Bank 0, 1 and 2 I/O	V <sub>IN</sub>		V <sub>SS</sub>	_	V <sub>IO</sub>	V
Voltage on I/O pins, Port Bank 3 I/O and RESET	V <sub>IN</sub>	SiM3C1x7 PB3.0–PB3.7 and RESET	V <sub>SS</sub>	_	V <sub>IO</sub> +2.0	V
		SiM3C1x7 PB3.8 - PB3.11	$V_{SS}$	_	Lowest of V <sub>IO</sub> +2.0 or V <sub>REGIN</sub>	V
		SiM3C1x6 PB3.0–PB3.5 and RESET	V <sub>SS</sub>	_	V <sub>IO</sub> +2.0	V
	0,	SiM3C1x6 PB3.6-PB3.9	$V_{SS}$	_	Lowest of V <sub>IO</sub> +2.0 or V <sub>REGIN</sub>	V
		SiM3C1x4 RESET	V <sub>SS</sub>		V <sub>IO</sub> +2.0	V
2ec		SiM3C1x4 PB3.0-PB3.3	V <sub>SS</sub>	_	Lowest of V <sub>IO</sub> +2.0 or V <sub>REGIN</sub>	V
Voltage on I/O pins, Port Bank 4 I/O	V <sub>IN</sub>		V <sub>SSHD</sub>	_	V <sub>IOHD</sub>	V
System Clock Frequency (AHB)	f <sub>AHB</sub>		0	_	80	MHz
Peripheral Clock Frequency (APB)	f <sub>APB</sub>		0	_	50	MHz
Operating Ambient Temperature	T <sub>A</sub>		-40	_	85	°C
Operating Junction Temperature	TJ		-40	_	105	°C
Note: All voltages with respect to V <sub>SS</sub> .						



**Table 3.2. Power Consumption** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current			1			
Normal Mode <sup>2,3,4,5</sup> —Full speed with code executing from Flash,	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz		33	36.5	mA
peripheral clocks ON		F <sub>AHB</sub> = F <sub>APB</sub> = 20 MHz	_	10.5	13.3	mA
		F <sub>AHB</sub> = F <sub>APB</sub> = 2.5 MHz	_	2.0	3.8	mA
Normal Mode <sup>2,3,4,5</sup> —Full speed with code executing from Flash,	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz		22	24.9	mA
peripheral clocks OFF		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	7.8	10	mA
		F <sub>AHB</sub> = F <sub>APB</sub> = 2.5 MHz		1.2	3	mA
Power Mode 1 <sup>2,3,4,6</sup> —Full speed with code execution RAM,	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz	<b>⊘</b> "	30.5	35.5	mA
peripheral clocks ON		F <sub>AHB</sub> = F <sub>APB</sub> = 20 MHz	_	8.5	_	mA
		F <sub>AHB</sub> = F <sub>APB</sub> = 2.5 MHz	_	1.7	_	mA
Power Mode 1 <sup>2,3,4,6</sup> —Full speed with code executing from RAM,	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz		20	23	mA
peripheral clocks OFF		F <sub>AHB</sub> = F <sub>APB</sub> = 20 MHz		5.3	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.0	_	mA
Power Mode 2 <sup>2,3,4</sup> —Core halted with peripheral clocks ON	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz		19	22	mA
		F <sub>AHB</sub> = F <sub>APB</sub> = 20 MHz		7.8	_	mA
	70	F <sub>AHB</sub> = F <sub>APB</sub> = 2.5 MHz		1.3		mA
Power Mode 3 <sup>2,3</sup>	I <sub>DD</sub>	V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	175	_	μΑ
		V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C		250	_	μA

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.



**Table 3.2. Power Consumption (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 9 <sup>2,3</sup> —Low Power Shutdown with VREG0 disabled,	I <sub>DD</sub>	RTC Disabled, V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	85	_	nA
powered through VDD and VIO		RTC w/ 16.4 kHz LFO, V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	350	_	nA
		RTC w/ 32.768 kHz Crystal, V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	620	C	nA
		RTC Disabled, V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	_	145		nA
		RTC w/ 16.4 kHz LFO, V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	-	500	_	nA
		RTC w/ 32.768 kHz Crystal, V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C		800	_	nA
Power Mode 9 <sup>2,3</sup> —Low Power Shutdown with VREG0 in low-	I <sub>VREGIN</sub>	RTC Disabled, VREGIN = 5 V, T <sub>A</sub> = 25 °C	_	300	_	nA
power mode, VDD and VIO pow- ered through VREG0 (Includes VREG0 current)		RTC w/ 16.4 kHz LFO, VREGIN = 5 V, T <sub>A</sub> = 25 °C	_	650	_	nA
		RTC w/ 32.768 kHz Crystal, VREGIN = 5 V, T <sub>A</sub> = 25 °C	_	950	_	nA
VIOHD Current (High-drive I/O dis-	I <sub>VIOHD</sub>	HV Mode (default)	_	2.5	5	μA
abled)		LV Mode		2		nA

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.



**Table 3.2. Power Consumption (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Analog Peripheral Supply Current	ts					
Voltage Regulator (VREG0)	I <sub>VREGIN</sub>	Normal Mode, T <sub>A</sub> = 25 °C BGDIS = 0, SUSEN = 0	_	300	_	μА
		Normal Mode, T <sub>A</sub> = 85 °C BGDIS = 0, SUSEN = 0	_	_	650	μА
		Suspend Mode, T <sub>A</sub> = 25 °C BGDIS = 0, SUSEN = 1	_	75	(Z)	μA
		Suspend Mode, T <sub>A</sub> = 85 °C BGDIS = 0, SUSEN = 1	_		115	μA
		Sleep Mode, T <sub>A</sub> = 25 °C BGDIS = 1, SUSEN = X		90	_	nA
		Sleep Mode, T <sub>A</sub> = 85 °C BGDIS = 1, SUSEN = X		_	500	nA
Voltage Regulator (VREG0) Sense	I <sub>VRSENSE</sub>	SENSEEN = 1	_	3	_	μA
External Regulator (EXTVREG0)	I <sub>EXTVREG</sub>	Regulator	_	215	250	μA
		Current Sensor	_	7	_	μA
PLL0 Oscillator (PLL0OSC)	I <sub>PLLOSC</sub>	Operating at 80 MHz	_	1.75	1.86	mA
Low-Power Oscillator (LPOSC0)	I <sub>LPOSC</sub>	Operating at 20 MHz	_	190	_	μA
		Operating at 2.5 MHz	_	40	_	μA
Low-Frequency Oscillator (LFOSC0)	I <sub>LFOSC</sub>	Operating at 16.4 kHz, T <sub>A</sub> = 25 °C	_	215	_	nA
	10	Operating at 16.4 kHz, T <sub>A</sub> = 85 °C	_	_	500	nA

#### Notes

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. 1DAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.



**Table 3.2. Power Consumption (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Oscillator (EXTOSC0) <sup>8</sup>	I <sub>EXTOSC</sub>	FREQCN = 111	_	3.8	4.7	mA
		FREQCN = 110	_	840	950	μΑ
		FREQCN = 101	_	185	220	μA
		FREQCN = 100	_	65	80	μA
		FREQCN = 011	_	25	30	μΑ
		FREQCN = 010	_	10	15	μΑ
		FREQCN = 001	_	5	10	μΑ
		FREQCN = 000	- 1	3	8	μΑ
SARADC0, SARADC1	I <sub>SARADC</sub>	Sampling at 1 Msps, highest power mode settings.		1.2	1.5	mA
		Sampling at 250 ksps, lowest power mode settings.		390	510	μΑ
Temperature Sensor	I <sub>TSENSE</sub>		_	75	105	μA
Internal SAR Reference	I <sub>REFFS</sub>	Normal Power Mode	_	680	750	μΑ
internal SAR Reference		Low Power Mode	_	160	190	μA
VREF0	I <sub>REFP</sub>		_	75	100	μA
Comparator 0 (CMP0),	I <sub>CMP</sub>	CMPMD = 11	_	0.5	_	μA
Comparator 1 (CMP1)		CMPMD = 10	_	3	_	μA
	•	CMPMD = 01	_	10	_	μA
	0	CMPMD = 00	_	25	_	μΑ
Capacitive Sensing (CAPSENSE0)	Ics	Continuous Conversions	_	55	80	μΑ
IDAC0 <sup>7</sup> , IDAC1 <sup>7</sup>	I <sub>IDAC</sub>		_	75	90	μΑ
IVC0 <sup>7</sup>	I <sub>IVC</sub>	I <sub>IN</sub> = 0		1.5	2.5	μΑ
Voltage Supply Monitor (VMON0)	I <sub>VMON</sub>		_	15	25	μΑ

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.



**Table 3.2. Power Consumption (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash Current on VDD						
Write Operation	I <sub>FLASH-W</sub>		_	_	8	mA
Erase Operation	I <sub>FLASH-E</sub>		_	_	15	mA

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.

**Table 3.3. Power Mode Wake Up Times** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 2 Wake Time	t <sub>PM2</sub>		4		5	clocks
Power Mode 3 Fast Wake Time	t <sub>PM3FW</sub>	, 10	_	425	_	μs
Power Mode 9 Wake Time	t <sub>PM9</sub>		_	12	<u> </u>	μs



Table 3.4. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V <sub>DD</sub> High Supply Monitor Threshold	V <sub>VDDMH</sub>	Early Warning	2.10	2.20	2.30	V
(VDDHITHEN = 1)		Reset	1.95	2.05	2.1	V
V <sub>DD</sub> Low Supply Monitor Threshold	V <sub>VDDML</sub>	Early Warning	1.81	1.85	1.88	V
(VDDHITHEN = 0)		Reset	1.70	1.74	1.77	V
V <sub>REGIN</sub> Supply Monitor Threshold	V <sub>VREGM</sub>	Early Warning	4.2	4.4	4.6	V
Power-On Reset (POR) Threshold	V <sub>POR</sub>	Rising Voltage on V <sub>DD</sub>		1.4	(4)	V
		Falling Voltage on V <sub>DD</sub>	0.8	1	1.3	V
V <sub>DD</sub> Ramp Time	t <sub>RMP</sub>	Time to V <sub>DD</sub> ≥ 1.8 V	10	_	3000	μs
Reset Delay from POR	t <sub>POR</sub>	Relative to V <sub>DD</sub> ≥ V <sub>POR</sub>	3	17	100	ms
Reset Delay from non-POR source	t <sub>RST</sub>	Time between release of reset source and code execution	7	10	_	μs
RESET Low Time to Generate Reset	t <sub>RSTL</sub>		50	_	_	ns
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>AHB</sub> > 1 MHz	_	0.4	1	ms
Missing Clock Detector Trigger Frequency	F <sub>MCD</sub>	0	_	7.5	13	kHz
V <sub>DD</sub> Supply Monitor Turn-On Time	t <sub>MON</sub>	O	_	2		μs



Table 3.5. On-Chip Regulators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
3.3 V Regulator Characteristics (V	REG0, Supp	olied from VREGIN Pin)				
Output Voltage (at VDD pin)	V <sub>DDOUT</sub>	$4 \le V_{REGIN} \le 5.5$ BGDIS = 0, SUSEN = 0	3.15	3.3	3.4	V
		$4 \le V_{REGIN} \le 5.5$ BGDIS = 0, SUSEN = 1	3.15	3.3	3.4	٧
		$4 \le V_{REGIN} \le 5.5$ BGDIS = 1, SUSEN = X $I_{DDOUT}$ = 500 $\mu$ A	2.3	2.8	3.6	V
		$4 \le V_{REGIN} \le 5.5$ BGDIS = 1, SUSEN = X $I_{DDOUT}$ = 5 mA	2.1	2.65	3.3	V
Output Current (at VDD pin)*	I <sub>DDOUT</sub>	$4 \le V_{REGIN} \le 5.5$ BGDIS = 0, SUSEN = X	10	) —	150	mA
		$4 \le V_{REGIN} \le 5.5$ BGDIS = 1, SUSEN = X	_	_	5	mA
Output Load Regulation	V <sub>DDLR</sub>	BGDIS = 0	_	0.1	1	mV/mA
Output Capacitance	C <sub>VDD</sub>		1	_	10	μF

\*Note: Total current VREG0 is capable of providing. Any current consumed by the SiM3C1xx reduces the current available to external devices powered from VDD.

Table 3.6. External Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range (at VREGIN)	V <sub>REGIN</sub>		3.0	_	3.6	V
Output Voltage (at EXREGOUT)	V <sub>EXREGOUT</sub>	Programmable in 100 mV steps	1.8	_	3.6	V
NPN Current Drive	I <sub>NPN</sub>	400 mV Dropout	12	_	- C	mA
PNP Current Drive	I <sub>PNP</sub>	V <sub>EXREGBD</sub> > V <sub>REGIN</sub> - 1.5 V	-6	_	0	mA
EXREGBD Voltage (PNP Mode)	V <sub>EXREGBD</sub>	V <sub>REGIN</sub> >= 3.5 V	V <sub>REGIN</sub> – 2.0	_	<b>)</b> -	V
		V <sub>REGIN</sub> < 3.5 V	1.5	14.	_	V
Standalone Mode Output Current	I <sub>EXTREGBD</sub>	400 mV Dropout	_	<u></u>	11.5	mA
External Capacitance with External BJT	C <sub>BJT</sub>		4.7	_	<u>—</u>	μF
Standalone Mode Load Regulation	LR <sub>STAND</sub> - ALONE	40	<b>\</b> -	1	_	mV/mA
Standalone Mode External Capacitance	C <sub>STAND</sub> - ALONE		47	_		nF
Current Limit Range	I <sub>LIMIT</sub>	1 Ω Sense Resistor	10	_	720	mA
Current Limit Accuracy			_	_	10	%
Foldback Limit Accuracy		7	_	_	20	%
Current Sense Resistor	R <sub>SENSE</sub>		_	_	1	Ω
Internal Pull-Down	R <sub>PD</sub>		_	5	<u> </u>	kΩ
Internal Pull-Up	R <sub>PU</sub>		_	10	_	kΩ
Current Sensor						
Sensing Pin Voltage	V <sub>EXTREGSP</sub> V <sub>EXTREGSN</sub>	Measured at EXTREGSP or EXTREGSN pin	2.2	_	V <sub>REGIN</sub>	V
Differential Sensing Voltage	V <sub>DIFF</sub>	(V <sub>EXTREGSP</sub> – V <sub>EXTREGSN</sub> )	10	_	1600	mV
Current at EXTREGSN Pin	I <sub>EXTREGSN</sub>		_	8	_	μА
Current at EXTREGSP Pin	I <sub>EXTREGSP</sub>			V <sub>DIFF</sub> x 200 + 12	_	μА



Table 3.7. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Write Time <sup>1</sup>	t <sub>WRITE</sub>	One 16-bit Half Word	20	21	22	μs
Erase Time <sup>1</sup>	t <sub>ERASE</sub>	One Page	20	21	22	ms
	t <sub>ERALL</sub>	Full Device	20	21	22	ms
V <sub>DD</sub> Voltage During Programming	V <sub>PROG</sub>		1.8	_	3.6	٧
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		20k	100k		Cycles
Retention <sup>2</sup>	t <sub>RET</sub>	T <sub>A</sub> = 25 °C, 1k Cycles	10	100	V	Years

### Notes:

- 1. Does not include sequencing time before and after the write/erase operation, which may take up to 35 µs. During a sequential write operation, this extra time is only taken prior to the first write and after the last write.
- 2. Additional Data Retention Information is published in the Quarterly Quality and Reliability Report.

**Table 3.8. Internal Oscillators** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Phase-Locked Loop (PLL0OSC)						
Calibrated Output Frequency*	f <sub>PLL0OSC</sub>	Full Temperature and Supply Range	77	79	80	MHz
Power Supply Sensitivity*	PSS <sub>PLL0OSC</sub>	T <sub>A</sub> = 25 °C, Fout = 79 MHz	_	430	_	ppm/V
Temperature Sensitivity*	TS <sub>PLL0OSC</sub>	V <sub>DD</sub> = 3.3 V, Fout = 79 MHz	_	95	_	ppm/°C
Adjustable Output Frequency Range	f <sub>PLL0OSC</sub>		23	_	80	MHz
Lock Time	<sup>t</sup> PLL0LOCK	$f_{REF} = 20 \text{ MHz},$ $f_{PLL0OSC} = 80 \text{ MHz},$ M=24, N=99, LOCKTH = 0	_	1.7	_	μs
Seco.		f <sub>REF</sub> = 32 kHz, f <sub>PLL0OSC</sub> = 80 MHz, M=0, N=2440, LOCKTH = 0	_	91	_	μs
*Note: PLL0OSC in free-running oscill	ator mode.	1	1	ı	1	1





**Table 3.8. Internal Oscillators (Continued)** 

Symbol	Test Condition	Min	Тур	Max	Unit				
f <sub>LPOSC</sub>	Full Temperature and Supply Range	19	20	21	MHz				
	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3 V	19.5	20	20.5	MHz				
f <sub>LPOSCD</sub>	Full Temperature and Supply Range	2.375	2.5	2.625	MHz				
PSS <sub>LPOSC</sub>	T <sub>A</sub> = 25 °C	_	0.5	)-	%/V				
TS <sub>LPOSC</sub>	V <sub>DD</sub> = 3.3 V	_	55	_	ppm/°C				
SC0)			N						
f <sub>LFOSC</sub>	Full Temperature and Supply Range	13.4	16.4	19.7	kHz				
	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3 V	15.8	16.4	17.3	kHz				
PSS <sub>LFOSC</sub>	T <sub>A</sub> = 25 °C	_	2.4	_	%/V				
TS <sub>LFOSC</sub>	V <sub>DD</sub> = 3.3 V	_	0.2	_	%/°C				
f <sub>RTCMCD</sub>	0	_	8	15	kHz				
DC <sub>RTC</sub>	<i>y</i>	25	_	55	%				
*Note: PLL0OSC in free-running oscillator mode.									
	f <sub>LPOSC</sub> f <sub>LPOSC</sub> PSS <sub>LPOSC</sub> TS <sub>LPOSC</sub> SCO)  f <sub>LFOSC</sub> FSS <sub>LFOSC</sub> TS <sub>LFOSC</sub> TS <sub>LFOSC</sub> TS <sub>LFOSC</sub>	$f_{LPOSC}                                    $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	f <sub>LPOSC</sub> Full Temperature and Supply Range         19         20           T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3 V         19.5         20           f <sub>LPOSCD</sub> Full Temperature and Supply Range         2.375         2.5           PSS <sub>LPOSC</sub> T <sub>A</sub> = 25 °C         —         0.5           TS <sub>LPOSC</sub> V <sub>DD</sub> = 3.3 V         —         55           3CO)         Full Temperature and Supply Range         13.4         16.4           T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3 V         15.8         16.4           PSS <sub>LFOSC</sub> T <sub>A</sub> = 25 °C         —         2.4           TS <sub>LFOSC</sub> V <sub>DD</sub> = 3.3 V         —         0.2           f <sub>RTCMCD</sub> —         8           DC <sub>RTC</sub> 25         —	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				

Table 3.9. External Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock Frequency*	f <sub>CMOS</sub>		0	_	50	MHz
External Input CMOS Clock High Time	t <sub>CMOSH</sub>		9	_	_	ns
External Input CMOS Clock Low Time	t <sub>CMOSL</sub>		9	_	_	ns
External Crystal Clock Frequency	f <sub>XTAL</sub>		0.01	_	30	MHz
*Note: Minimum of 10 kHz during debug or	perations.					



Table 3.10. SAR ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N <sub>bits</sub>	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Supply Voltage Requirements	V <sub>ADC</sub>	High Speed Mode	2.2	_	3.6	V
(VDD)		Low Power Mode	1.8	_	3.6	V
Throughput Rate	f <sub>S</sub>	12 Bit Mode	_	_	250	ksps
(High Speed Mode)		10 Bit Mode	_		1	Msps
Throughput Rate	f <sub>S</sub>	12 Bit Mode	_		62.5	ksps
(Low Power Mode)		10 Bit Mode	-	1-	250	ksps
Tracking Time	t <sub>TRK</sub>	High Speed Mode	230	_	_	ns
		Low Power Mode	450	_	_	ns
SAR Clock Frequency	f <sub>SAR</sub>	High Speed Mode	_	_	16.24	MHz
		Low Power Mode	_	_	4	MHz
Conversion Time	t <sub>CNV</sub>	10-Bit Conversion, SAR Clock = 16 MHz, APB Clock = 40 MHz		762.5		ns
Sample/Hold Capacitor	C <sub>SAR</sub>	Gain = 1		5	_	pF
	SAR	Gain = 0.5		2.5	_	pF
Input Pin Capacitance	C <sub>IN</sub>	High Quality Inputs		18	_	pF
'		Normal Inputs		20	_	pF
Input Mux Impedance	R <sub>MUX</sub>	High Quality Inputs		300	_	Ω
		Normal Inputs	_	550	_	Ω
Voltage Reference Range	V <sub>REF</sub>		1	_	V <sub>DD</sub>	V
Input Voltage Range <sup>1</sup>	V <sub>IN</sub>	Gain = 1	0		V <sub>REF</sub>	V
~O`		Gain = 0.5	0	_	2xV <sub>REF</sub>	V
Power Supply Rejection Ratio	PSRR <sub>ADC</sub>			70	_	dB
DC Performance	I					
Integral Nonlinearity	INL	12 Bit Mode <sup>2</sup>	_	±1	±1.9	LSB
X		10 Bit Mode	_	±0.2	±0.5	LSB

## Notes:

- Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.
   INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.
- 3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



## Table 3.10. SAR ADC (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Differential Nonlinearity	DNL	12 Bit Mode <sup>2</sup>	-1	±0.7	1.8	LSB		
(Guaranteed Monotonic)		10 Bit Mode	_	±0.2	±0.5	LSB		
Offset Error (using VREFGND)	E <sub>OFF</sub>	12 Bit Mode, VREF =2.4 V	-2	0	2	LSB		
		10 Bit Mode, VREF =2.4 V	-1	0	1	LSB		
Offset Temperatue Coefficient	TC <sub>OFF</sub>		_	0.004	_C	LSB/°C		
Slope Error <sup>3</sup>	E <sub>M</sub>	12 Bit Mode	-0.07	-0.02	0.02)	%		
Dynamic Performance with 10 kHz Sine Wave Input 1 dB below full scale, Max throughput								
Signal-to-Noise	SNR	12 Bit Mode	62	66	_	dB		
		10 Bit Mode	58	60	_	dB		
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	66	_	dB		
		10 Bit Mode	58	60	_	dB		
Total Harmonic Distortion	THD	12 Bit Mode	_	78	_	dB		
(Up to 5th Harmonic)		10 Bit Mode	_	77	_	dB		
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	-79	_	dB		
		10 Bit Mode	_	-74	_	dB		

## Notes:

- 1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.
- 2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.
- 3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



Table 3.11. IDAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Static Performance						
Resolution	N <sub>bits</sub>			10		
Integral Nonlinearity	INL		_	±0.5	±2	LSB
Differential Nonlinearity (Guaranteed Monotonic)	DNL		_	±0.5	±1 C	LSB
Output Compliance Range	V <sub>OCR</sub>		_	_	$V_{DD} - 1.0$	V
Full Scale Output Current	I <sub>OUT</sub>	2 mA Range	2.0	2.046	2.10	mA
		1 mA Range	0.99	1.023	1.05	mA
		0.5 mA Range	493	511.5	525	μA
Offset Error	E <sub>OFF</sub>		< C	250	_	nA
Full Scale Error Tempco	TC <sub>FS</sub>	2 mA Range		100	_	ppm/°C
VDD Power Supply Rejection Ratio		2 mA Range		-220	_	ppm/V
Test Load Impedance (to V <sub>SS</sub> )	R <sub>TEST</sub>		_	1	_	kΩ
Dynamic Performance		, XO				
Output Settling Time to 1/2 LSB		min output to max output	_	1.2	_	μs
Startup Time		(0)	_	3	_	μs

**Table 3.12. Capacitive Sense** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single Conversion Time	t <sub>single</sub>	12-bit Mode	_	25	_	μs
(Default Configuration)		13-bit Mode	_	27		μs
		14-bit Mode	_	29	- •	μs
		16-bit Mode	_	33		μs
Maximum External Capacitive Load	C <sub>L</sub>	Highest Gain Setting (default)	_	45	0	pF
		Lowest Gain Setting	_	500	)-	pF
Maximum External Series Impedance	C <sub>L</sub>	Highest Gain Setting (default)	_	50	_	kΩ

Table 3.13. Current-to-Voltage Converter (IVC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage (VDD)	V <sub>DDIVC</sub>		2.2	_	3.6	V
Input Pin Voltage	V <sub>IN</sub>	80,	2.2	_	VDD	V
Minimum Input Current (source)	I <sub>IN</sub>		100	_	_	μA
Integral Nonlinearity	INL <sub>IVC</sub>	<b>20</b>	-0.6	_	0.6	%
Full Scale Output	V <sub>IVCOUT</sub>	(0)	_	1.65	_	V
Slope	M <sub>IVC</sub>	Input Range 1 mA (INxRANGE = 101)	1.55	1.65	1.75	V/mA
	8	Input Range 2 mA (INxRANGE = 100)	795	830	860	mV/mA
		Input Range 3 mA (INxRANGE = 011)	525	550	570	mV/mA
		Input Range 4 mA (INxRANGE = 010)	390	415	430	mV/mA
		Input Range 5 mA (INxRANGE = 001)	315	330	340	mV/mA
20		Input Range 6 mA (INxRANGE = 000)	260	275	285	mV/mA
Settling Time to 0.1%	V <sub>IVCOUT</sub>				500	ns



## **Table 3.14. Voltage Reference Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, –40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Referen	ce					
Output Voltage	$V_{REFFS}$	–40 to +85 °C,	1.62	1.65	1.68	V
		V <sub>DD</sub> = 1.8–3.6 V			<b>*</b>	
Temperature Coefficient	TC <sub>REFFS</sub>		_	50		ppm/°C
Turn-on Time	t <sub>REFFS</sub>		_	_	1.5	μs
Power Supply Rejection	PSRR <sub>REFFS</sub>		_	400		ppm/V
On-Chip Precision Reference (VREF0)						
Valid Supply Range	$V_{DD}$	VREF2X = 0	1.8	\ _\	3.6	V
		VREF2X = 1	2.7	7-	3.6	V
Output Voltage	$V_{REFP}$	25 °C ambient,	1.195	1.2	1.205	V
		VREF2X = 0	O			
		25 °C ambient,	2.39	2.4	2.41	V
		VREF2X = 1				
Short-Circuit Current	I <sub>sc</sub>		_	_	10	mA
Temperature Coefficient	TC <sub>VREFP</sub>	XO	_	25		ppm/°C
Load Regulation	LR <sub>VREFP</sub>	Load = 0 to 200 μA to VREFGND	_	4.5		ppm/µA
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 μA to VREFGND	0.1	_	_	μF
Turn-on Time	t <sub>VREFPON</sub>	4.7 μF tantalum, 0.1 μF ceramic bypass	_	3.8		ms
		0.1 μF ceramic bypass	_	200		μs
Power Supply Rejection	PSRR <sub>VREFP</sub>	VREF2X = 0	_	320		ppm/V
		VREF2X = 1	_	560	_	ppm/V
External Reference		1	ı			·
Input Current	I <sub>EXTREF</sub>	Sample Rate = 250 ksps; VREF = 3.0 V	_	5.25	_	μA

**Table 3.15. Temperature Sensor** 

Offset Offset Error*		Test Condition	Min	Тур	Max
Offset Error*	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	760	_
	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	±14	_
Slope	М		_	2.8	
Slope Error*	$E_M$			±120	
Linearity			_	1	
Turn-on Time			_	1.8	10
*Note: Represents one standard deviation	from the mea	an.			
	einc				



**Table 3.16. Comparator** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CMPMD = 00	t <sub>RESP0</sub>	+100 mV Differential	_	100	_	ns
(Highest Speed)		–100 mV Differential	_	150	_	ns
Response Time, CMPMD = 11	t <sub>RESP3</sub>	+100 mV Differential	_	1.4		μs
(Lowest Power)		–100 mV Differential	_	3.5	-	μs
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	0.4	7	mV
Mode 0 (CPMD = 00)		CMPHYP = 01	_	8	10	mV
		CMPHYP = 10	_	16	<u> </u>	mV
		CMPHYP = 11	_	33	_	mV
Negative Hysteresis	HYS <sub>CP</sub>	CMPHYN = 00	-	0.4	_	mV
Mode 0 (CPMD = 00)		CMPHYN = 01	HC	<b>)</b> –8	_	mV
		CMPHYN = 10		-16	_	mV
		CMPHYN = 11	_	-33	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CMPHYP = 01		6		mV
		CMPHYP = 10	_	12	_	mV
		CMPHYP = 11		24	_	mV
Negative Hysteresis	HYS <sub>CP</sub>	CMPHYN = 00		0.5	_	mV
Mode 1 (CPMD = 01)		CMPHYN = 01	_	-6.0	_	mV
		CMPHYN = 10		-12	_	mV
		CMPHYN = 11	_	-24	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	0.6	_	mV
Mode 2 (CPMD = 10)		CMPHYP = 01	_	4.5	_	mV
<b>60</b> '		CMPHYP = 10	_	9.5	_	mV
		CMPHYP = 11	_	19	_	mV
Negative Hysteresis	HYS <sub>CP</sub> -	CMPHYN = 00	_	0.6	_	mV
Mode 2 (CPMD = 10)		CMPHYN = 01	_	-4.5	_	mV
		CMPHYN = 10	_	-9.5	_	mV
0~		CMPHYN = 11	_	-19		mV

**Table 3.16. Comparator (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	1.4	_	mV
Mode 3 (CPMD = 11)		CMPHYP = 01	_	4	_	mV
		CMPHYP = 10	_	8	_	mV
		CMPHYP = 11	_	16		mV
Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00	_	1.4	_ C	mV
Mode 3 (CPMD = 11)		CMPHYN = 01	_	-4	(8)	mV
		CMPHYN = 10	_	-8	<u> </u>	mV
		CMPHYN = 11	_	-16	<b>Y</b> _	mV
Input Range (CP+ or CP–)	V <sub>IN</sub>		-0.25	B	V <sub>DD</sub> +0.25	V
Input Pin Capacitance	C <sub>CP</sub>	PB2 Pins	-0	7.5	_	pF
		PB3 Pins	7	10.5	_	pF
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>		_	75	_	dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>		_	72	_	dB
Input Offset Voltage	V <sub>OFF</sub>	, XO	-10	0	10	mV
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°C
Reference DAC Resolution	N <sub>Bits</sub>	0,0		6		bits



Table 3.17. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Standard I/O (PB0, PB1, and PB2), 5 V Tolerant I/O (PB3), and RESET									
Output High Voltage*	V <sub>OH</sub>	Low Drive, I <sub>OH</sub> = –2 mA	V <sub>IO</sub> – 0.7	_	_	V			
		High Drive, $I_{OH} = -5 \text{ mA}$	V <sub>IO</sub> – 0.7	_	_	V			
Output Low Voltage*	V <sub>OL</sub>	Low Drive, I <sub>OL</sub> = 3 mA	_	_	0.6	V			
		High Drive, I <sub>OL</sub> = 12.5 mA	_		0.6	V			
Input High Voltage	V <sub>IH</sub>	$1.8 \le V_{1O} \le 2.0$	0.7 x V <sub>IO</sub>			V			
		$2.0 \le V_{1O} \le 3.6$	V <sub>IO</sub> – 0.6		) —	V			
Input Low Voltage	V <sub>IL</sub>		_		0.6	V			
Pin Capacitance	C <sub>IO</sub>	PB0, PB1 and PB2 Pins	_ (	4	_	pF			
		PB3 Pins	-	7	_	pF			
Weak Pull-Up Current	I <sub>PU</sub>	V <sub>IO</sub> = 1.8	-6	-3.5	-2	μA			
(Input Voltage = 0 V)		V <sub>IO</sub> = 3.6	-30	-20	-10	μA			
Input Leakage (Pullups off or Analog)	I <sub>LK</sub>	$0 \le V_{IN} \le V_{IO}$	-1		1	μA			
Input Leakage Current of Port Bank 3 I/O, V <sub>IN</sub> above V <sub>IO</sub>	IL	$V_{IO} < V_{IN} < V_{IO} + 2.0 V$ (pins without EXREG functions)	0	5	150	μΑ			
		V <sub>IO</sub> < V <sub>IN</sub> < V <sub>REGIN</sub> (pins with EXREG functions)	0	5	150	μА			
High Drive I/O (PB4)		0	•						
Output High Voltage	V <sub>OH</sub>	Standard Mode, Low Drive, I <sub>OH</sub> = –3 mA	V <sub>IOHD</sub> – 0.7	_	_	V			
		Standard Mode, High Drive, I <sub>OH</sub> = –10 mA	V <sub>IOHD</sub> – 0.7	_	_	V			
Output Low Voltage	V <sub>OL</sub>	Standard Mode, Low Drive, I <sub>OH</sub> = 3 mA	_	_	0.6	V			
ÇO,		Standard Mode, High Drive, I <sub>OH</sub> = 12.5 mA	_		0.6	V			
Output Rise Time	t <sub>R</sub>	Slew Rate Mode 0, V <sub>IOHD</sub> = 5 V	_	50	_	ns			
		Slew Rate Mode 1, V <sub>IOHD</sub> = 5 V	_	300	_	ns			
		Slew Rate Mode 2, V <sub>IOHD</sub> = 5 V	_	1		μs			
		Slew Rate Mode 3, V <sub>IOHD</sub> = 5 V	_	3	_	μs			
*Note: RESET does not drive to logic h	nigh. Specifi	cations for RESET V <sub>OL</sub> adhe	re to the low dr	ive setting					



25

Table 3.17. Port I/O (Continued)

Parameter	Symbol	<b>Test Condition</b>	Min	Тур	Max	Unit
Output Fall Time	t <sub>F</sub>	Slew Rate Mode 0, V <sub>IOHD</sub> = 5 V	_	50	_	ns
		Slew Rate Mode 1, V <sub>IOHD</sub> = 5 V		300	_	ns
		Slew Rate Mode 2, V <sub>IOHD</sub> = 5 V	_	1	- *.	μs
		Slew Rate Mode 3, V <sub>IOHD</sub> = 5 V	_	3	0,	μs
Input High Voltage	V <sub>IH</sub>	1.8 V≤ V <sub>IOHD</sub> ≤ 2.0 V	0.7 x V <sub>IOHD</sub>		/=	V
		2.0 V <u>≤</u> V <sub>IOHD</sub> <u>≤</u> 6 V	V <sub>IOHD</sub> – 0.6	_		V
Input Low Voltage	V <sub>IL</sub>		_		0.6	V
N-Channel Sink Current Limit	I <sub>SINKL</sub>	Mode 0	-	1.75	_	mA
$(2.7 \text{ V} \le \text{V}_{\text{IOHD}} \le 6 \text{ V},$		Mode 1	1-0	2.5	_	
V <sub>OL</sub> = 0.8 V) See Figure 3.1		Mode 2	(-2)	3.5	_	
See Figure 3.1		Mode 3	_	4.75	_	
		Mode 4	_	7	_	
		Mode 5	_	9.5	_	
		Mode 6	_	14	_	
		Mode 7	_	18.75	_	
		Mode 8	_	28.25	_	
		Mode 9	_	37.5	_	
		Mode 10	_	56.25	_	
		Mode 11	_	75	_	
		Mode 12	_	112.5	_	
		Mode 13	_	150	_	
		Mode 14	_	225	_	
		Mode 15	_	300	_	
Total N-Channel Sink Current on P4.0-P4.5 (DC)	I <sub>SINKLT</sub>		_	_	400	mA

\*Note: RESET does not drive to logic high. Specifications for RESET V<sub>OL</sub> adhere to the low drive setting.



Table 3.17. Port I/O (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
P-Channel Source Current Limit	I <sub>SRCL</sub>	Mode 0	_	8.0	_	mA
$(2.7 \text{ V} \leq \text{VIOHD} \leq 6 \text{ V},$		Mode 1	_	1.25	_	
V <sub>OH</sub> = VIOHD – 0.8 V) See Figure 3.2		Mode 2	_	1.75	_	
See Figure 3.2		Mode 3	_	2.5		
		Mode 4	_	3.5	-	
		Mode 5	_	4.75	_C	
		Mode 6	_	7	(2)	
		Mode 7	_	9.5	7	
		Mode 8	_	14	_	
		Mode 9	- (	18.75	_	
		Mode 10	-	28.25	_	
		Mode 11	1-(/)	37.5	_	
		Mode 12	1	56.25	_	
		Mode 13	_	75	_	
		Mode 14	_	112.5	_	
		Mode 15	_	150	_	
Total P-Channel Source Current on P4.0-P4.5 (DC)	I <sub>SRCLT</sub>	7	_	_	400	mA
Pin Capacitance	C <sub>IO</sub>	00,	_	30	_	pF
Weak Pull-Up Current in Low Voltage Mode	I <sub>PU</sub>	V <sub>IOHD</sub> = 1.8 V	-6	-3.5	-2	μA
		V <sub>IOHD</sub> = 3.6 V	-30	-20	-10	μA
Weak Pull-Up Current in High Voltage Mode	l <sub>PU</sub>	V <sub>IOHD</sub> = 2.7 V	-15	-10	<b>-</b> 5	μA
		V <sub>IOHD</sub> = 6 V	-30	-20	-10	μA
Input Leakage (Pullups off)	I <sub>LK</sub>		-1	_	1	μA








Figure 3.1. Maximum Sink Current vs. PB4.x Pin Voltage




Figure 3.2. Maximum Source Current vs. PB4.x Pin Voltage

SILICON LARS

## 3.2. Thermal Conditions

**Table 3.18. Thermal Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Thermal Resistance*	$\theta_{JA}$	LGA-92 Packages	_	35	_	°C/W	
		TQFP-80 Packages	_	40		°C/W	
		QFN-64 Packages	_	25		°C/W	
		TQFP-64 Packages	_	30		°C/W	
		QFN-40 Packages	_	30		°C/W	
Note: Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.							

## 3.3. Absolute Maximum Ratings

Stresses above those listed under Table 3.19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 3.19. Absolute Maximum Ratings** 

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T <sub>BIAS</sub>	7	<b>–</b> 55	125	°C
Storage Temperature	T <sub>STG</sub>	20,	-65	150	°C
Voltage on VDD	V <sub>DD</sub>	70	V <sub>SS</sub> -0.3	4.2	V
Voltage on VREGIN	V <sub>REGIN</sub>	EXTVREG0 Not Used	V <sub>SS</sub> -0.3	6.0	V
		EXTVREG0 Used	V <sub>SS</sub> -0.3	3.6	V
Voltage on VIO	V <sub>IO</sub>		V <sub>SS</sub> -0.3	4.2	V
Voltage on VIOHD	V <sub>IOHD</sub>		V <sub>SS</sub> -0.3	6.5	V
Voltage on I/O pins,	V <sub>IN</sub>	RESET, V <sub>IO</sub> ≥ 3.3 V	V <sub>SS</sub> -0.3	5.8	V
non Port Bank 3 I/O		RESET, V <sub>IO</sub> < 3.3 V	V <sub>SS</sub> -0.3	V <sub>IO</sub> +2.5	V
		Port Bank 0, 1, and 2 I/O	V <sub>SS</sub> -0.3	V <sub>IO</sub> +0.3	V
70		Port Bank 4 I/O	V <sub>SSHD</sub> -0.3	V <sub>IOHD</sub> +0.3	V

\*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.



**Table 3.19. Absolute Maximum Ratings (Continued)** 

Parameter	Symbol	Test Condition	Min	Max	Unit
Voltage on I/O pins, Port Bank 3 I/O	V <sub>IN</sub>	SiM3C1x7, PB3.0– PB3.7, V <sub>IO</sub> ≥ 3.3 V	V <sub>SS</sub> -0.3	5.8	V
		SiM3C1x7, PB3.0- PB3.7, V <sub>IO</sub> < 3.3 V	V <sub>SS</sub> -0.3	V <sub>IO</sub> +2.5	V
		SiM3C1x7, PB3.8 - PB3.11	V <sub>SS</sub> -0.3	Lowest of V <sub>IO</sub> +2.5, V <sub>REGIN</sub> +0.3, or 5.8	V
		SiM3C1x6, PB3.0– PB3.5, V <sub>IO</sub> ≥ 3.3 V	V <sub>SS</sub> -0.3	5.8	V
		SiM3C1x6, PB3.0– PB3.5, V <sub>IO</sub> < 3.3 V	V <sub>SS</sub> -0.3	V <sub>IO</sub> +2.5	V
		SiM3C1x6, PB3.6– PB3.9	V <sub>SS</sub> -0.3	Lowest of V <sub>IO</sub> +2.5, V <sub>REGIN</sub> +0.3, or 5.8	V
		SiM3C1x4, PB3.0- PB3.3	V <sub>SS</sub> -0.3	Lowest of V <sub>IO</sub> +2.5, V <sub>REGIN</sub> +0.3, or 5.8	V
Total Current Sunk into Supply Pins	I <sub>SUPP</sub>	$V_{DD}, V_{REGIN}, V_{IO}, V_{IOHD}$	_	400	mA
Total Current Sourced out of Ground Pins	I <sub>VSS</sub>	V <sub>SS</sub> , V <sub>SSHD</sub>	400	_	mA
Current Sourced or Sunk by Any I/O Pin	l <sub>PIO</sub>	PB0, PB1, PB2, PB3, and RESET	-100	100	mA
		PB4	-300	300	mA
Current Injected on Any I/O Pin	I <sub>INJ</sub>	PB0, PB1, PB2, PB3, and RESET	-100	100	mA
		PB4	-300	300	mA
Total Injected Current on I/O Pins	Σl <sub>INJ</sub>	Sum of all I/O and RESET	-400	400	mA

<sup>\*</sup>Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.



**Table 3.19. Absolute Maximum Ratings (Continued)** 

Parameter	Symbol	Test Condition	Min	Max	Unit
Power Dissipation at T <sub>A</sub> = 85 °C	P <sub>D</sub>	LGA-92 Package	_	570	mW
		TQFP-80 Package	_	500	mW
		QFN-64 Package	_	800	mW
		TQFP-64 Package	_	650	mW
		QFN-40 Package	_	650	mW

\*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.

## 4. Precision32™ SiM3C1xx System Overview

The SiM3C1xx Precision32™ devices are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below. Refer to Table 5.1 for specific product feature selection and part ordering numbers.

#### ■ Core:

- 32-bit ARM Cortex-M3 CPU.
- 80 MHz maximum operating frequency.
- Branch target cache and prefetch buffers to minimize wait states.
- **Memory:** 32–256 kB Flash; in-system programmable, 8–32 kB SRAM (including 4 kB retention SRAM, which preserves state in PM9 mode).

#### ■ Power:

- Low drop-out (LDO) regulator for CPU core voltage.
- Power-on reset circuit and brownout detectors.
- 3.3 V output LDO for direct power from 5 V supplies.
- External transistor regulator.
- Power Management Unit (PMU).

### ■ I/O: Up to 65 total multifunction I/O pins:

- Up to six programmable high-power capable (5–300 mA with programmable current limiting, 1.8–5 V).
- Up to twelve 5 V tolerant general purpose pins.
- Two flexible peripheral crossbars for peripheral routing.

#### ■ Clock Sources:

- Internal oscillator with PLL: 23-80 MHz with ± 1.5% accuracy in free-running mode.
- Low-power internal oscillator: 20 MHz and 2.5 MHz modes
- Low-frequency internal oscillator: 16.4 kHz.
- External RTC crystal oscillator: 32.768 kHz.
- External oscillator: Crystal, RC, C, CMOS clock modes.
- Programmable clock divider allows any oscillator source to be divided by binary factor from 1-128.

#### Data Peripherals:

- 16-Channel DMA Controller.
- 128/192/256-bit Hardware AES Encryption.
- 16/32-bit CRC.

#### ■ Timers/Counters and PWM:

- 6-channel Enhanced Programmable Counter Array (EPCAn) supporting advanced PWM and capture/compare.
- 2 x 2-channel Standard Programmable Counter Array (PCAn) supporting PWM and capture/compare.
- 2 x 32-bit Timers can be split into 4 x 16-bit Timers, support PWM and capture/compare.
- Real Time Clock (RTCn).
- Low Power Timer.
- Watchdog Timer.

#### **■** Communications Peripherals:

- · External Memory Interface.
- 2 x USARTs and 2 x UARTs with IrDA and ISO7816 SmartCard support.
- 3 x SPIs.
- 2 x l2C.
- I<sup>2</sup>S (receive and transmit).

## Analog:

- 2 x 12-Bit Analog-to-Digital Converters (SARADC).
- 2 x 10-Bit Digital-to-Analog Converter (IDAC).
- 16-Channel Capacitance-to-Digital Converter (CAPSENSE).
- 2 x Low-Current Comparators (CMP).
- 1 x Current-to-Voltage Converter (IVC) module with two channels.

#### ■ On-Chip Debugging

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the SiM3C1xx devices are truly standalone system-on-a-chip solutions. The Flash memory is reprogrammable in-circuit, providing non-

SILICON LABS

volatile data storage and allowing field upgrades of the firmware. User firmware has complete control of all peripherals and may individually shut down and gate the clocks of any or all peripherals for power savings.

The on-chip debugging interface (SWJ-DP) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging.

Each device is specified for 1.8 to 3.6 V operation over the industrial temperature range (–40 to +85 °C). The Port I/O and RESET pins are powered from the IO supply voltage. The SiM3C1xx devices are available in 40-pin or 64-pin QFN, 64-pin or 80-pin TQFP, or 92-pin LGA packages. All package options are lead-free and RoHS compliant. See Table 5.1 for ordering information. A block diagram is included in Figure 4.1.




Figure 4.1. Precision32™ SiM3C1xx Family Block Diagram



#### 4.1. Power

## 4.1.1. LDO and Voltage Regulator (VREG0)

The SiM3C1xx devices include two internal regulators: the core LDO Regulator and the Voltage Regulator (VREG0).

The LDO Regulator converts a 1.8–3.6 V supply to the core operating voltage of 1.8 V. This LDO consumes little power and provides flexibility in choosing a power supply for the system.

The Voltage Regulator regulates from 5.5 to 2.7 V and can serve as an input to the LDO. This allows the device to be powered from up to a 5.5 V supply without any external components other than bypass capacitors.

## 4.1.2. Voltage Supply Monitor (VMON0)

The SiM3C1xx devices include a voltage supply monitor which allows devices to function in known, safe operating condition without the need for external hardware. The supply monitor includes additional circuitry that can monitor the main supply voltage and the VREGIN input voltage divided by 4 (VREGIN / 4).

The supply monitor module includes the following features:

- Main supply "VDD Low" (VDD below the early warning threshold) notification.
- Holds the device in reset if the main VDD supply drops below the VDD Reset threshold.
- VREGIN divided by 4 (VREGIN / 4) supply "VREGIN Low" notification.

### 4.1.3. External Regulator (EXTVREG0)

The External Regulator provides all the circuitry needed for a high-power regulator except the power transistor (NPN or PNP) and current sensing resistor (if current limiting is enabled).

The External Regulator module has the following features:

- Interfaces with either an NPN or PNP external transistor that serves as the pass device for the high current regulator.
- Automatic current limiting.
- Automatic foldback limiting.
- Sources up to 1 A for use by external circuitry
- Variable output voltage from 1.8–3.6 V in 100 mV steps.

## 4.1.4. Power Management Unit (PMU)

The Power Management Unit on the SiM3C1xx manages the power systems of the device. On power-up, the PMU ensures the core voltages are a proper value before core instruction execution begins. It also recognizes and manages the various wake sources for low-power modes of the device.

The PMU module includes the following features:

- Up to 16 pin wake inputs can wake the device from Power Mode 9.
- The Low Power Timer, RTC0 (alarms and oscillator fail), Comparator 0, and the RESET pin can also serve as wake sources for Power Mode 9.
- All PM9 wake sources (except for the RESET pin) can also reset the Low Power Timer or RTC0 modules.
- Disables the level shifters to pins and peripherals to further reduce power usage in PM9. These level shifters must be re-enabed by firmware after exiting PM9.
- Provides a PMU\_Asleep signal to a pin as an indicator that the device is in PM9.



#### 4.1.5. Device Power Modes

The SiM3C1xx devices feature four low power modes in addition to normal operating mode. Several peripherals provide wake up sources for these low power modes, including the Low-Power Timer (LPT0), RTC0 (alarms and oscillator failure notification), Comparator 0, and PMU Pin Wake.

In addition, all peripherals can have their clocks disabled to reduce power consumption whenever a peripheral is not being used using the clock control (CLKCTRL) registers.

### 4.1.5.1. Normal Mode (Power Mode 0)

Normal Mode is the default mode of the device. The core and peripherals are fully operational, and instructions are executed from flash memory.

#### 4.1.5.2. Power Mode 1

In Power Mode 1 the core and peripherals are fully operational, with instructions executing from RAM. Compared with Normal Mode, the active power consumption of the device in PM1 is reduced. Additionally, at higher speeds in PM1, the core throughput can also be increased because RAM does not require additional wait states that reduce the instruction fetch speed.

#### 4.1.5.3. Power Mode 2

In Power Mode 2 the core halts and any enabled peripherals continue to run at the selected clock speed. The power consumption in PM2 corresponds to the AHB and APB clocks left enabled, thus the power can be tuned to the optimal level for the needs of the application. To place the device in PM2, the core should execute a wait-for-interrupt (WFI) or wait-for-event (WFE) instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM2 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Syncronization Barrier) operation prior to the WFI to ensure all bus accesses complete. When operating from the LFOSC0 with the DMACTRL0 AHB clock disabled, PM2 can achieve similar power consumption to PM3, but with the ability to wake on APB-clocked interrupts. For example, enabling only the APB clock to the Ports will allow the firmware to wake on a PMATCH0, PBEXT0 or PBEXT1 interrupt with minimal impact on the supply current.

### 4.1.5.4. Power Mode 3

In Power Mode 3, the AHB and APB clocks are halted. The device may only wake from enabled interrupt sources which do not require the APB clock (RTC0ALRM, RTC0FAIL, LPTIMER0, VDDLOW and VREGLOW). A special fast wake option allows the device to operate at a very low level from the RTC0TCLK or LFOSC0 oscillator while in PM3, but quickly switch to the faster LPOSC0 when the wake event occurs. Because the current consumption of these blocks is minimal, it is recommended to use the fast wake option.

The device will enter PM3 on a WFI or WFE instruction. Because all AHB master clocks are disabled, the LPOSC will automatically halt and go into a low-power suspended state. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM3 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.

## 4.1.5.5. Power Mode 9

In Power Mode 9, the core and all peripherals are halted, all clocks are stopped, and the pins and peripherals are set to a lower power mode. In addition, standard RAM contents are not preserved, though retention RAM contents are still available after exiting the power mode. This mode provides the lowest power consumption for the device, but requires an appropriate reset to exit. The available reset sources to wake from PM9 are controlled by the Power Management Unit (PMU).

Before entering PM9, the desired reset source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the RSTSRC0\_CONFIG register must be set to indicate that PM9 is the desired power mode.

The device will enter PM9 on a WFI or WFE instruction, and remain in PM9 until a reset configured by the PMU occurs. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.



#### 4.2. I/O

### 4.2.1. General Features

The SiM3C1xx ports have the following features:

- Push-pull or open-drain output modes and analog or digital modes.
- Option for high or low output drive strength.
- Port Match allows the device to recognize a change on a port pin value.
- Internal pull-up resistors are enabled or disabled on a port-by-port basis.
- Two external interrupts with up to 16 inputs provide monitoring capability for external signals.
- Internal Pulse Generator Timer (PB2 only) to generate simple square waves.
- A subset of pins can also serve as inputs to the Port Mapped Level Shifters available on the High Drive Pins.

#### 4.2.2. High Drive Pins (PB4)

The High Drive pins have the following additional features:

- Programmable safe state: high, low, or high impedance.
- Programmable drive strength and slew rates.
- Programmable hardware current limiting.
- Powered from a separate source (VIOHD, which can be up to 6 V) from the rest of the device.
- Supports various functions, including GPIO, UART1 pins, EPCA0 pins, or Port Mapped Level Shifting.

#### 4.2.3. 5 V Tolerant Pins (PB3)

The 5 V tolerant pins can be connected to external circuitry operating at voltages above the device supply without needing extra components to shift the voltage level.

#### 4.2.4. Crossbars

The SiM3C1xx devices have two Crossbars with the following features:

- Flexible peripheral assignment to port pins.
- Pins can be individually skipped to move peripherals as needed for design or layout considerations.


The Crossbars have a fixed priority for each I/O function and assign these functions to the port pins. When a digital resource is selected, the least-significant unassigned port pin is assigned to that resource. If a port pin is assigned, the Crossbars skip that pin when assigning the next selected resource. Additionally, the Crossbars will skip port pins whose associated bits in the PBSKIPEN registers are set. This provides some flexibility when designing a system: pins involved with sensitive analog measurements can be moved away from digital I/O and peripherals can be moved around the chip as needed to ease layout constraints.



## 4.3. Clocking

The SiM3C1xx devices have two system clocks: AHB and APB. The AHB clock services memory peripherals and is derived from one of seven sources: the RTC0 timer clock (RTC0TCLK), the Low Frequency Oscillator, the Low Power Oscillator, the divided Low Power Oscillator, the External Oscillator, and the PLL0 Oscillator. In addition, a divider for the AHB clock provides flexible clock options for the device. The APB clock services data peripherals and is synchronized with the AHB clock. The APB clock can be equal to the AHB clock (if AHB is less than or equal to 50 MHz) or set to the AHB clock divided by two.

Clock Control allows the AHB and APB clocks to be turned off to unused peripherals to save system power. Any registers in a peripheral with disabled clocks will be unable to be accessed until the clocks are enabled. Most peripherals have clocks off by default after a power-on reset.





## SiM3C1xx

#### 4.3.1. PLL (PLL0)

The PLL module consists of a dedicated Digitally-Controlled Oscillator (DCO) that can be used in Free-Running mode without a reference frequency, Frequency-Locked to a reference frequency, or Phase-Locked to a reference frequency. The reference frequency for Frequency-Lock and Phase-Lock modes can use one of multiple sources (including the external oscillator) to provide maximum flexibility for different application needs. Because the PLL module generates its own clock, the DCO can be locked to a particular reference frequency and then moved to Free-Running mode to reduce system power and noise.

The PLL module includes the following features:

- Five output ranges with output frequencies ranging from 23 to 80 MHz.
- Multiple reference frequency inputs.
- Three output modes: free-running DCO, frequency-locked, and phase-locked.
- Ability to sense the rising edge or falling edge of the reference source.
- DCO frequency LSB dithering to provide finer average output frequencies.
- Spectrum spreading to reduce generated system noise.
- Low jitter and fast lock times.
- Ability to suspend all output frequency updates (including dithering and spectrum spreading) using the STALL bit during jitter-sensitive operations.

#### 4.3.2. Low Power Oscillator (LPOSC0)

The Low Power Oscillator is the default AHB oscillator on SiM3C1xx devices and enables or disables automatically, as needed.

The Low Power Oscillator has the following features:

- 20 MHz and divided 2.5 MHz frequencies available for the AHB clock.
- Automatically starts and stops as needed.

#### 4.3.3. Low Frequency Oscillator (LFOSC0)

The low frequency oscillator (LFOSC0) provides a low power internal clock source running at approximately 16.4 kHz for the RTC0 timer and other peripherals on the device. No external components are required to use the low frequency oscillator

#### 4.3.4. External Oscillators (EXTOSC0)

The EXTOSC0 external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. The external oscillator output may be selected as the AHB clock or used to clock other modules independent of the AHB clock selection.

The External Oscillator control has the following features:

- Support for external crystal, RC, C, or CMOS oscillators.
- Support external CMOS frequencies from 10 kHz to 50 MHz and external crystal frequencies from 10 kHz to 30 MHz.
- Various drive strengths for flexible crystal oscillator support.
- Internal frequency divide-by-two option available.



### 4.4. Data Peripherals

### 4.4.1. 16-Channel DMA Controller

The DMA facilitates autonomous peripheral operation, allowing the core to finish tasks more quickly without spending time polling or waiting for peripherals to interrupt. This helps reduce the overall power consumption of the system, as the device can spend more time in low-power modes.

The DMA controller has the following features:

- Utilizes ARM PrimeCell uDMA architecture.
- Implements 16 channels.
- DMA crossbar supports SARADC0, SARADC1, IDAC0, IDAC1, I2C0, I2S0, SPI0, SPI1, USART0, USART1, AES0, EPCA0, external pin triggers, and timers.
- Supports primary, alternate, and scatter-gather data structures to implement various types of transfers.
- Access allowed to all AHB and APB memory space.

#### 4.4.2. 128/192/256-bit Hardware AES Encryption (AES0)

The basic AES block cipher is implemented in hardware. The integrated hardware support for Cipher Block Chaining (CBC) and Counter (CTR) algorithms results in identical performance, memory bandwidth, and memory footprint between the most basic Electronic Codebook (ECB) algorithm and these more complex algorithms. This hardware accelerator translates to more core bandwidth available for other functions or a power savings for low-power applications.

The AES module includes the following features:

- Operates on 4-word (16-byte) blocks.
- Supports key sizes of 128, 192, and 256 bits for both encryption and decryption.
- Generates the round key for decryption operations.
- All cipher operations can be performed without any firmware intervention for a set of 4-word blocks (up to 32 kB).
- Support for various chained and stream-ciphering configurations with XOR paths on both the input and output.
- Internal 4-word FIFOs to facilitate DMA operations.
- Integrated key storage.
- Hardware acceleration for Cipher-Block Chaining (CBC) and Counter (CTR) algorithms utilizing integrated counterblock generation and previous-block caching.

#### 4.4.3. 16/32-bit CRC (CRC0)

The CRC module is designed to provide hardware calculations for Flash memory verification and communications protocols.

The CRC module supports four common polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3). The three supported 16-bit polynomials are 0x1021 (CCITT-16), 0x3D65 (IEC16-MBus), and 0x8005 (ZigBee, 802.15.4, and USB).

The CRC module includes the following features:

- Support for four common polynomials (one 32-bit and three 16-bit options).
- Byte-level bit reversal for the CRC input.
- Byte-order reorientation of words for the CRC input.
- Word or half-word bit reversal of the CRC result.
- Ability to configure and seed an operation in a single register write.
- Support for single-cycle parallel (unrolled) CRC computation for 32- or 8-bit blocks.
- Capability to CRC 32 bits of data per peripheral bus (APB) clock.
- Support for DMA writes using firmware request mode.



#### 4.5. Counters/Timers and PWM

### 4.5.1. Programmable Counter Array (EPCA0, PCA0, PCA1)

The SiM3C1xx devices include two types of PCA module: Enhanced and Standard.

The Enhanced Programmable Counter Array (EPCA0) and Standard Programmable Counter Array (PCA0, PCA1) modules are timer/counter systems allowing for complex timing or waveform generation. Multiple modules run from the same main counter, allowing for synchronous output waveforms.

The Enhanced PCA module is multi-purpose, but is optimized for motor control applications. The EPCA module includes the following features:

- Three sets of channel pairs (six channels total) capable of generating complementary waveforms.
- Center- and edge-aligned waveform generation.
- Programmable dead times that ensure channel pairs are never both active at the same time.
- Programmable clock divisor and multiple options for clock source selection.
- Waveform update scheduling.
- Option to function while the core is inactive.
- Multiple synchronization triggers and outputs.
- Pulse-Width Modulation (PWM) waveform generation.
- High-speed square wave generation.
- Input capture mode.
- DMA capability for both input capture and waveform generation
- PWM generation halt input.

The Standard PCA module (PCA) includes the following features:

- Two independent channels.
- Center- and edge-aligned waveform generation.
- Programmable clock divisor and multiple options for clock source selection.
- Pulse-Width Modulation waveform generation.

#### 4.5.2. 32-bit Timer (TIMER0, TIMER1)

Each timer module is independent, and includes the following features:

- Operation as a single 32-bit or two independent 16-bit timers.
- Clocking options include the APB clock, the APB clock scaled using an 8-bit prescaler, the external oscillator, or falling edges on an external input pin (synchronized to the APB clock).
- Auto-reload functionality in both 32-bit and 16-bit modes.
- Up/Down count capability, controlled by an external input pin.
- Rising and falling edge capture modes.
- Low or high pulse capture modes.
- Duty cycle capture mode.
- Square wave output mode, which is capable of toggling an external pin at a given rate with 50% duty cycle.
- 32- or 16-bit pulse-width modulation mode.



#### 4.5.3. Real-Time Clock (RTC0)

The RTC0 module includes a 32-bit timer that allows up to 36 hours of independent time-keeping when used with a 32.768 kHz watch crystal. The RTC0 provides three alarm events in addition to a missing clock event, which can also function as interrupt, reset, or wakeup sources on SiM3C1xx devices.

The RTC0 module includes internal loading capacitors that are programmable to 16 discrete levels, allowing compatibility with a wide range of crystals.

The RTC0 output can be buffered and routed to a port bank pin to provide an accurate, low frequency clock to other devices while the core is in its lowest power down mode. The module also includes a low power internal low frequency oscillator that reduces low power mode current and is available for other modules to use as a clock source.

The RTC module includes the following features:

- 32-bit timer (supports up to 36 hours) with three separate alarms.
- Option for one alarm to automatically reset the RTC timer.
- Missing clock detector.
- Can be used with the internal low frequency oscillator (LFOSC0), an external 32.768 kHz crystal (no additional resistors or capacitors necessary), or with an external CMOS clock.
- Programmable internal loading capacitors support a wide range of external 32.768 kHz crystals.
- Operates directly from VDD and remains operational even when the device goes into its lowest power down mode.
- The RTC timer clock (RTC0TCLK) can be buffered and routed to an I/O pin to provide an accurate, low frequency clock to other devices while the core is in its lowest power down mode.

#### 4.5.4. Low Power Timer (LPTIMER0)

The Low Power Timer (LPTIMER0) module runs from the clock selected by the RTC0 module, allowing the LPTIMER0 to operate even if the AHB and APB clocks are disabled. The LPTIMER0 counter can increment using one of two clock sources: the clock selected by the RTC0 module, or rising or falling edges of an external signal.

The Low Power Timer includes the following features:

- Runs on a low-frequency clock (RTC0TCLK)
- The LPTIMER counter can increment using one of two clock sources: the RTC0TCLK or rising or falling edges of an external signal.
- Overflow and threshold-match detection, which can generate an interrupt, reset the timer, or wake some devices from low power modes.
- Timer reset on threshold-match allows square-wave generation at a variable output frequency.

#### 4.5.5. Watchdog Timer (WDTIMER0)

The WDTIMER0 module includes a 16-bit timer, a programmable early warning interrupt, and a programmable reset period. The timer registers are protected from inadvertent access by an independent lock and key interface.

The watchdog timer runs from the low frequency oscillator (LFOSC0).

The Watchdog Timer has the following features:

- Programmable timeout interval.
- Optional interrupt to warn when the Watchdog Timer is nearing the reset trip value.
- Lock-out feature to prevent any modification until a system reset.



### 4.6. Communications Peripherals

#### 4.6.1. External Memory Interface (EMIF0)

The External Memory Interface (EMIF0) allows external parallel asynchronous devices, like SRAMs and LCD controllers, to appear as part of the system memory map. The EMIF0 module includes the following features:

- Provides a memory mapped view of multiple external devices.
- Support for byte, half-word and word accesses regardless of external device data-width.
- Error indicator for certain invalid transfers.
- Minimum external timing allows for 3 clocks per write or 4 clocks per read.
- Output bus can be shared between non-muxed and muxed devices.
- Available extended address output allows for up to 24-bit address with 8-bit parallel devices.
- Support for 8-bit and 16-bit (muxed-mode only) devices with up to two chip-select signals.
- Support for internally muxed devices with dynamic address shifting.
- Fully programmable control signal waveforms.

#### 4.6.2. USART (USARTO, USART1)

The USART uses two signals (TX and RX) and a predetermined fixed baud rate to communicate with a single device. In addition to these signals, the USART0 module can optionally use a clock (UCLK) or hardware handshaking (RTS and CTS).

The USART module provides the following features:

- Independent transmitter and receiver configurations with separate 16-bit baud rate generators.
- Synchronous or asynchronous transmissions and receptions.
- Clock master or slave operation with programmable polarity and edge controls.
- Up to 5 Mbaud (synchronous or asynchronous, TX or RX, and master or slave) or 1 Mbaud Smartcard (TX or RX).
- Individual enables for generated clocks during start, stop, and idle states.
- Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads and writes.
- Data bit lengths from 5 to 9 bits.
- Programmable inter-packet transmit delays.
- Auto-baud detection with support for the LIN SYNC byte.
- Automatic parity generation (with enable).
- Automatic start and stop generation (with separate enables).
- Transmit and receive hardware flow-control.
- Independent inversion correction for TX, RX, RTS, and CTS signals.
- IrDA modulation and demodulation with programmable pulse widths.
- Smartcard ACK/NACK support.
- Parity error, frame error, overrun, and underrun detection.
- Multi-master and half-duplex support.
- Multiple loop-back modes supported.
- Multi-processor communications support.

#### 4.6.3. UART (UARTO, UART1)

The USART uses two signals (TX and RX) and a predetermined fixed baud rate to communicate with a single device.

The UART module provides the following features:

- Independent transmitter and receiver configurations with separate 16-bit baud-rate generators.
- Asynchronous transmissions and receptions.
- Up to 5 Mbaud (TX or RX) or 1 Mbaud Smartcard (TX or RX).



- Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads and writes.
- Data bit lengths from 5 to 9 bits.
- Programmable inter-packet transmit delays.
- Auto-baud detection with support for the LIN SYNC byte.
- Automatic parity generation (with enable).
- Automatic start and stop generation.
- Transmit and receive hardware flow-control.
- Independent inversion correction for TX, RX, RTS, and CTS signals.
- IrDA modulation and demodulation with programmable pulse widths.
- Smartcard ACK/NACK support.
- Parity error, frame error, overrun, and underrun detection.
- Multi-master and half-duplex support.
- Multiple loop-back modes supported.

#### 4.6.4. SPI (SPI0, SPI1)

SPI is a 3- or 4-wire communication interface that includes a clock, input data, output data, and an optional select signal.

The SPI module includes the following features:

- Supports 3- or 4-wire master or slave modes.
- Supports up to 10 MHz clock in master mode and 5 MHz clock in slave mode.
- Support for all clock phase and slave select (NSS) polarity modes.
- 16-bit programmable clock rate.
- Programmable MSB-first or LSB-first shifting.
- 8-byte FIFO buffers for both transmit and receive data paths to support high speed transfers.
- Programmable FIFO threshold level to request data service for DMA transfers.
- Support for multiple masters on the same data lines.

#### 4.6.5. I2C (I2C0, I2C1)

The I2C interface is a two-wire, bi-directional serial bus. The two clock and data signals operate in open-drain mode with external pull-ups to support automatic bus arbitration.

Reads and writes to the interface are byte oriented with the I2C interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/8th of the APB clock as a master or slave, which can be faster than allowed by the I2C specification, depending on the clock source used. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The I2C interface may operate as a master and/or slave, and may function on a bus with multiple masters. The I2C provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and start/stop control and generation.

The I2C module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- Can operate down to APB clock divided by 32768 or up to APB clock divided by 8.
- Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- Ability to disable all slave states.
- Programmable clock high and low period.
- Programmable data setup/hold times.



# SiM3C1xx

■ Spike suppression up to 2 times the APB period.

## 4.6.6. I<sup>2</sup>S (I2S0)

The I<sup>2</sup>S module receives digital data from an external source over a data line in the standard I<sup>2</sup>S, left-justified, right-justified, or time domain multiplexing format, de-serializes the data, and generates requests to transfer the data using the DMA. The module also reads stereo audio samples from the DMA, serializes the data, and sends it out of the chip on a data line in the same standard serial format for digital audio. The I<sup>2</sup>S receive interface consists of 3 signals: SCK (bit clock), WS (word select or frame sync), and SD (data input). The block's transmit interface consists of 3 signals: SCK (bit clock), WS (word select or frame sync) and SD (data output).

The I<sup>2</sup>S module includes the following features:

- Master or slave capability.
- Flexible 10-bit clock divider with 8-bit fractional clock divider provides support for various common sampling frequencies (16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, and 48 kHz) for up to two 32-bit channels.
- Support for DMA data transfers.
- Support for various data formats.
- Time Division Multiplexing



### 4.7. Analog

#### 4.7.1. 12-Bit Analog-to-Digital Converters (SARADC0, SARADC1)

The SARADC0 and SARADC1 modules on SiM3C1xx devices are Successive Approximation Register (SAR) Analog to Digital Converters (ADCs). The key features of the SARADC module are:

- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 250 k samples per second in 12-bit mode or 1 M samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Selectable asynchronous hardware conversion trigger with hardware channel select.
- Output data window comparator allows automatic range checking.
- Support for Burst Mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete, multiple conversion complete, and FIFO overflow and underflow flags and interrupts supported.
- Flexible output data formatting.
- Sequencer allows up to 8 sources to be automatically scanned using one of four channel characteristic profiles without software intervention.
- Eight-word conversion data FIFO for DMA operations.
- Multiple SARADC modules can work together synchronously or by interleaving samples.
- Includes two internal references (1.65 V fast-settling, 1.2/2.4 V precision), support for an external reference, and support for an external signal ground.

#### 4.7.2. Sample Sync Generator (SSG0)

The SSG module includes a phase counter and a pulse generator. The phase counter is a 4-bit free-running counter clocked from the SARADC module clock. Counting-up from zero, the phase counter marks sixteen equally-spaced events for any number of SARADC modules. The ADCs can use this phase counter to start a conversion. The programmable pulse generator creates a 50% duty cycle pulse with a period of 16 phase counter ticks. Up to four programmable outputs available to external devices can be driven by the pulse generator with programmable polarity and a defined output setting when the pulse generator is stopped.

The Sample Sync Generator module has the following features:

- Connects multiple modules together to perform synchronized actions.
- Outputs a clock synchronized to the internal sampling clock used by any number of SARADC modules to pins for use by external devices.
- Includes a phase counter, pulse generator, and up to four programmable outputs.

#### 4.7.3. 10-Bit Digital-to-Analog Converter (IDAC0, IDAC1)

The IDAC takes a digital value as an input and outputs a proportional constant current on a pin. The IDAC module includes the following features:

- 10-bit current DAC with support for four timer, up to seven external I/O, on demand, and SSG0 output update triggers.
- Ability to update on rising, falling, or both edges for any of the external I/O trigger sources (DACnTx).
- Supports an output update rate greater than 600 k samples per second.
- Support for three full-scale output modes: 0.5 mA, 1.0 mA and 2.0 mA.
- Four-word FIFO to aid with high-speed waveform generation or DMA interactions.
- Individual FIFO overrun, underrun, and went-empty interrupt status sources.
- Support for multiple data packing formats, including: single 10-bit sample per word, dual 10-bit samples per word, or four 8-bit samples per word.
- Support for left- and right-justified data.



# SiM3C1xx

#### 4.7.4. 16-Channel Capacitance-to-Digital Converter (CAPSENSE0)

The Capacitance Sensing module measures capacitance on external pins and converts it to a digital value. The CAPSENSE module has the following features:

- Multiple start-of-conversion sources (CSnTx).
- Option to convert to 12, 13, 14, or 16 bits.
- Automatic threshold comparison with programmable polarity ("less than or equal" or "greater than").
- Four operation modes: single conversion, single scan, continuous single conversion, and continuous scan.
- Auto-accumulate mode that will take and average multiple samples together from a single start of conversion signal.
- Single bit retry options available to reduce the effect of noise during a conversion.
- Supports channel bonding to monitor multiple channels connected together with a single conversion.
- Scanning option allows the module to convert a single or series of channels and compare against the threshold while the AHB clock is stopped and the core is in a low power mode.

#### 4.7.5. Low Current Comparators (CMP0, CMP1)

The Comparators take two analog input voltages and output the relationship between these voltages (less than or greater than) as a digital signal. The Low Power Comparator module includes the following features:

- Multiple sources for the positive and negative poles, including VDD, VREF, and 8 I/O pins.
- Two outputs are available: a digital synchronous latched output and a digital asynchronous raw output.
- Programmable hysteresis and response time.
- Falling or rising edge interrupt options on the comparator output.

#### 4.7.6. Current-to-Voltage Converter (IVC0)

The IVC module provides inputs to the SARADCn modules so the input current can be measured. The IVC module has the following features:

- Two independent channels.
- Programmable input ranges (1–6 mA full-scale).



#### 4.8. Reset Sources


Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.
- Clocks to all AHB peripherals are enabled.
- Clocks to all APB peripherals other than Watchdog Timer, EMIF0, and DMAXBAR are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost.

The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Supply Monitor and power-on resets, the RESET pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled with the Low Frequency Oscillator (LFO0) as its clock source. Program execution begins at location 0x000000000.






### 4.9. Security

The peripherals on the SiM3C1xx devices have a register lock and key mechanism that prevents any undesired accesses of the peripherals from firmware. Each bit in the PERIPHLOCKx registers controls a set of peripherals. A key sequence must be written in order to the KEY register to modify any of the bits in PERIPHLOCKx. Any subsequent write to KEY will then inhibit any accesses of PERIPHLOCKx until it is unlocked again through KEY. Reading the KEY register indicates the current status of the PERIPHLOCKx lock state.

If a peripheral's registers are locked, all writes will be ignored. The registers can always be read, regardless of the peripheral's lock state.



# 4.10. On-Chip Debugging

The SiM3C1xx devices include JTAG and Serial Wire programming and debugging interfaces and ETM for instruction trace. The JTAG interface is supported on SiM3C1x7 and SiM3C1x6 devices only, and does not include boundary scan capabilites. The ETM interface is supported on SiM3C1x7 devices. The JTAG and ETM interfaces can be optionally enabled to provide more visibility while debugging at the cost of using several Port I/O pins. Additionally, if the core is configured for Serial Wire (SW) mode and not JTAG, then the Serial Wire Viewer (SWV) is available to provide a single pin to send out TPIU messages on SiM3C1x7 and SiM3C1x6 devices.

Most peripherals have the option to halt or continue functioning when the core halts in debug mode.



# 5. Ordering Information




Figure 5.1. SiM3C1xx Part Numbering

All devices in the SiM3C1xx family have the following features:

- Core: ARM Cortex-M3 with maximum operating frequency of 80 MHz.
- Flash Program Memory: 32-256 kB, in-system programmable.
- RAM: 8–32 kB SRAM, with 4 kB retention SRAM
- I/O: Up to 65 multifunction I/O pins, including high-drive and 5 V-tolerant pins.
- Clock Sources: Internal and external oscillator options.
- 16-Channel DMA Controller.
- 128/192/256-bit AES.
- 16/32-bit CRC.
- **Timers:** 2 x 32-bit (4 x 16-bit).
- Real-Time Clock.
- **■** Low-Power Timer.
- **PCA:** 1 x 6 channels (Enhanced), 2 x 2 channels (Standard). PWM, capture, and clock generation capabilites.
- ADC: 2 x 12-bit 250 ksps (10-bit 1 Msps) SAR.
- DAC: 2 x 10-bit IDAC.
- Temperature Sensor.
- Internal VREF.
- 16-channel Capacitive Sensing (CAPSENSE).
- Comparator: 2 x low current.
- Current to Voltage Converter (IVC).
- Serial Buses: 2 x USART, 2 x UART, 3 x SPI, 2 x I2C, 1 x I<sup>2</sup>S.

The inclusion of some features varies across different members of the device family. The differences are detailed in Table 5.1.



**Table 5.1. Product Selection Guide** 

Ordering Part Number	Flash Memory (kB)	RAM (kB)	External Memory Interface (EMIF)	Maximum Number of EMIF Address/Data Pins	Digital Port I/Os (Total)	Digital Port I/Os with High Drive Capability	Number of SARADC0 Channels	Number of SARADC1 Channels	Number of CAPSENSE0 Channels	Number of Comparator 0/1 Inputs (+/-)	Number of PMU Pin Wake Sources	JTAG Debugging Interface	ETM Debugging Interface	Serial Wire Debugging Interface	Lead-free (RoHS Compliant)	Package
SiM3C167-B-GM	256	32	✓	24	65	6	16	16	16	8/8	16	✓	✓	✓	✓	LGA-92
SiM3C167-B-GQ*	256	32	✓	24	65	6	16	16	16	8/8	16	✓	✓	✓	✓	TQFP-80
SiM3C166-B-GM	256	32	✓	16	50	4	13	15	15	6/6	15	✓		✓	✓	QFN-64
SiM3C166-B-GQ*	256	32	✓	16	50	4	13	15	15	6/6	15	✓		~	✓	TQFP-64
SiM3C164-B-GM	256	32			28	4	7	11	12	3/3	10			✓	✓	QFN-40
SiM3C157-B-GM	128	32	✓	24	65	6	16	16	16	8/8	16	✓	✓	✓	✓	LGA-92
SiM3C157-B-GQ*	128	32	✓	24	65	6	16	16	16	8/8	16	✓	<b>√</b>	✓	✓	TQFP-80
SiM3C156-B-GM	128	32	<b>✓</b>	16	50	4	13	15	15	6/6	15	✓		✓	✓	QFN-64
SiM3C156-B-GQ*	128	32	~	16	50	4	13	15	15	6/6	15	✓		✓	✓	TQFP-64
SiM3C154-B-GM	128	32			28	4	7	11	12	3/3	10			✓	✓	QFN-40
SiM3C146-B-GM	64	16	✓	16	50	4	13	15	15	6/6	15	✓		✓	✓	QFN-64
SiM3C146-B-GQ*	64	16	✓	16	50	4	13	15	15	6/6	15	✓		✓	✓	TQFP-64
SiM3C144-B-GM	64	16			28	4	7	11	12	3/3	10			✓	✓	QFN-40
SiM3C136-B-GM	32	8	✓	16	50	4	13	15	15	6/6	15	✓		✓	✓	QFN-64
SiM3C136-B-GQ*	32	8	✓	16	50	4	13	15	15	6/6	15	✓		✓	✓	TQFP-64
SiM3C134-B-GM	32	8			28	4	7	11	12	3/3	10			✓	✓	QFN-40

\*Note: End of life.



# 6. Pin Definitions and Packaging Information

### 6.1. SiM3C1x7 Pin Definitions





Figure 6.1. SiM3C1x7-GQ Pinout





\*Noted pins are listed in the pinout table and 80-pin TQFP package figure with additional names. These alternate functions are also present on the 92-pin LGA package and are identical to those on the 80-pin TQFP package.

Figure 6.2. SiM3C1x7-GM Pinout



Table 6.1. Pin Definitions and alternate functions for SiM3C1x7

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface	(m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
VSS	Ground	33 75	B15 B34							2	
VDD	Power (Core)	74	A44						C		
VIO	Power (I/O)	32 49 73	A19 A29 A43								
VREGIN	Power (Regulator)	76	A45								
VSSHD	Ground (High Drive)	4	B2			X					
VIOHD	Power (High Drive)	5	А3								
RESET	Active-low Reset	80	A48	<b>C</b>	X						
SWCLK/TCK	Serial Wire/JTAG	45	B20								
SWDIO/TMS	Serial Wire/JTAG	44	A27	),							
PB0.0	Standard I/O	72	B33	XBR0	>						ADC0.0
PB0.1	Standard I/O	71	B32	XBR0	<b>√</b>						ADC0.1 CS0.0
PB0.2	Standard I/O	70	A42	XBR0	✓						ADC0.2 CS0.1
PB0.3	Standard I/O	69	B31	XBR0	✓						ADC0.3 CS0.2
PB0.4	Standard I/O	68	A41	XBR0	✓						ADC0.4 CS0.3
PB0.5	Standard I/O	67	B30	XBR0	✓						ADC0.5 CS0.4
PB0.6	Standard I/O	66	A40	XBR0	✓						CS0.5
PB0.7	Standard I/O	65	B29	XBR0	✓						ADC0.6 CS0.6 IVC0.0

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

add  Add  Add  An Numbers TQFP-80  Pin Numbers LGA-92  Crossbar Capability (see Port Config Section)  Port Match  External Memory Interface (m = muxed mode)  Output Toggle Logic  External Trigger Inputs	Analog or Additional Eunctions
Action of the point of the poin	Analog or Functions
PB0.8 Standard I/O 64 A39 XBR0 ✓	ADC0.7 CS0.7 IVC0.1
PB0.9 Standard I/O 63 A38 XBR0 ✓	ADC0.8 RTC1
PB0.10 Standard I/O 62 A37 XBR0 ✓	RTC2
PB0.11 Standard I/O 61 D4 XBR0 ✓	ADC0.9 VREFGND
PB0.12 Standard I/O 60 A36 XBR0 ✓	ADC0.10 VREF
PB0.13 Standard I/O 59 A35 XBR0	IDAC0
PB0.14 Standard I/O 58 B27 XBR0 ✓	IDAC1
PB0.15 Standard I/O 57 A34 XBR0 ✓	XTAL1
PB1.0 Standard I/O 56 A33 XBR0 ✓	XTAL2
PB1.1 Standard I/O 55 B25 XBR0 ✓	ADC0.11
PB1.2/TRST Standard I/O /JTAG 54 A32 XBR0 ✓	
PB1.3/TDO/ Standard I/O /JTAG/ 53 B24 XBR0 ✓ Serial Wire Viewer	ADC0.12 ADC1.12
PB1.4/TDI Standard I/O /JTAG 52 A31 XBR0 ✓	ADC0.13 ADC1.13
PB1.5/ETM0 Standard I/O /ETM 51 B23 XBR0 ✓	ADC0.14 ADC1.14
PB1.6/ETM1 Standard I/O /ETM 50 A30 XBR0 ✓	ADC0.15 ADC1.15
PB1.7/ETM2 Standard I/O /ETM 48 B22 XBR0 ✓	ADC1.11 CS0.8
PB1.8/ETM3 Standard I/O /ETM 47 B21 XBR0 ✓	ADC1.10 CS0.9



Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

	1	1	1	1					ı	1
Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB1.9/ TRACECLK	Standard I/O /ETM	46	A28	XBR0	<b>√</b>					ADC1.9
PB1.10	Standard I/O	43	A26	XBR0	<b>✓</b>	A23m/ A15			DMA0T1	ADC1.8
PB1.11	Standard I/O	42	A25	XBR0	✓	A22m/ A14		K	DMA0T0	ADC1.7
PB1.12	Standard I/O	41	D3	XBR0	✓	A21m/ A13				ADC1.6
PB1.13	Standard I/O	40	A24	XBR0	✓ •	A20m/ A12			ADC0T15 WAKE.0	ADC1.5 CS0.10
PB1.14	Standard I/O	39	A23	XBR0		A19m/ A11			ADC1T15 WAKE.1	ADC1.4 CS0.11
PB1.15	Standard I/O	38	A22	XBR0	1	A18m/ A10			WAKE.2	ADC1.3 CS0.12
PB2.0	Standard I/O	37	B17	XBR1	<b>√</b>	A17m/ A9	LSI0	Yes	INT0.0 INT1.0 WAKE.3	ADC1.2 CS0.13
PB2.1	Standard I/O	36	A21	XBR1	<b>√</b>	A16m/ A8	LSI1	Yes	INT0.1 INT1.1 WAKE.4	ADC1.1 CS0.14
PB2.2	Standard I/O	35	B16	XBR1	<b>✓</b>	AD15m/ A7	LSI2	Yes	INT0.2 INT1.2 WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB2.3	Standard I/O	34	A20	XBR1	<b>√</b>	AD14m/ A6	LSI3	Yes	INT0.3 INT1.3 WAKE.6	
PB2.4	Standard I/O	31	B14	XBR1	<b>√</b>	AD13m/ A5	LSI4	Yes	INT0.4 INT1.4 WAKE.7	
PB2.5	Standard I/O	30	A18	XBR1	<b>√</b>	AD12m / A4	LSI5	Yes	INT0.5 INT1.5	

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB2.6	Standard I/O	29	B13	XBR1	✓	AD11m/ A3		Yes	INT0.6 INT1.6	)
PB2.7	Standard I/O	28	A17	XBR1	✓	AD10m/ A2		Yes	INT0.7 INT1.7	
PB2.8	Standard I/O	27	B12	XBR1	<b>√</b>	AD9m/ A1		Yes	)	
PB2.9	Standard I/O	26	A16	XBR1	<b>√</b>	AD8m/ A0		Yes		
PB2.10	Standard I/O	25	B11	XBR1	✓ •	AD7m/ D7		Yes		
PB2.11	Standard I/O	24	A15	XBR1		AD6m/ D6		Yes		CMP0P.0 CMP1P.0
PB2.12	Standard I/O	23	A14	XBR1	1	AD5m/ D5		Yes		CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB2.13	Standard I/O	22	A13	XBR1	✓	AD4m/ D4		Yes		CMP0P.1 CMP1P.1
PB2.14	Standard I/O	21	D2	XBR1	<b>√</b>	AD3m/ D3		Yes		CMP0N.1 CMP1N.1
PB3.0	5 V Tolerant I/O	20	A12	XBR1	✓	AD2m/ D2				CMP0P.2 CMP1P.2
PB3.1	5 V Tolerant I/O	19	A11	XBR1	<b>√</b>	AD1m/ D1				CMP0N.2 CMP1N.2
PB3.2	5 V Tolerant I/O	18	A10	XBR1	<b>✓</b>	AD0m/ D0			DAC0T0 DAC1T0 LPT0T0	CMP0P.3 CMP1P.3
PB3.3	5 V Tolerant I/O	17	B8	XBR1	<b>√</b>	WR			DAC0T1 DAC1T1 INT0.8 INT1.8	CMP0N.3 CMP1N.3

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

									,	
Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.4	5 V Tolerant I/O	16	A9	XBR1	<b>✓</b>	ŌĒ			INT0.9 INT1.9 WAKE.8	CMP0P.4 CMP1P.4
PB3.5	5 V Tolerant I/O	15	В7	XBR1	<b>√</b>	ALEm	1	(0)	DAC0T2 DAC1T2 INT0.10 INT1.10 WAKE.9	CMP0N.4 CMP1N.4
PB3.6	5 V Tolerant I/O	14	A8	XBR1	>	CS0			DAC0T3 DAC1T3 INT0.11 INT1.11 WAKE.10	CMP0P.5 CMP1P.5
PB3.7	5 V Tolerant I/O	13	B6	XBR1	*	BE1			DAC0T4 DAC1T4 LPT0T1 INT0.12 INT1.12 WAKE.11	CMP0N.5 CMP1N.5
PB3.8	5 V Tolerant I/O	12	A7	XBR1	<b>√</b>	CS1			DAC0T5 DAC1T5 LPT0T2 INT0.13 INT1.13 WAKE.12	CMP0P.6 CMP1P.6 EXREGSP
PB3.9	5 V Tolerant I/O	11	B5	XBR1	<b>√</b>	BE0			DAC0T6 DAC1T6 INT0.14 INT1.14 WAKE.13	CMP0N.6 CMP1N.6 EXREGSN
PB3.10	5 V Tolerant I/O	10	B4	XBR1	✓				INT0.15 INT1.15 WAKE.14	CMP0P.7 CMP1P.7 EXREGOUT
PB3.11	5 V Tolerant I/O	9	В3	XBR1	✓				WAKE.15	CMP0N.7 CMP1N.7 EXREGBD

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB4.0	High Drive I/O	8	A6				LSO0			
PB4.1	High Drive I/O	7	A5				LSO1			
PB4.2	High Drive I/O	6	A4				LSO2		14	
PB4.3	High Drive I/O	3	A2				LSO3	(2	)	
PB4.4	High Drive I/O	2	A1				LSO4	7		
PB4.5	High Drive I/O	1	D1				LSO5			

**Note:** All unnamed pins on the LGA-92 package are no-connect pins. They should be soldered to the PCB for mechanical stability, but have no internal connections to the device.



#### 6.2. SiM3C1x6 Pin Definitions




Figure 6.3. SiM3C1x6-GQ Pinout






Table 6.2. Pin Definitions and alternate functions for SiM3C1x6

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
VSS	Ground	25 59						. 7	
VDD	Power (Core)	58					C		
VIO	Power (I/O)	24 39				1	7		
VREGIN	Power (Regulator)	60					•		
VSSHD	Ground (High Drive)	2			40				
VIOHD	Power (High Drive)	3							
RESET	Active-low Reset	64			<b>)</b>				
SWCLK/TCK	Serial Wire / JTAG	36	2	0					
SWDIO/TMS	Serial Wire / JTAG	35							
PB0.0	Standard I/O	57	XBR0	<b>✓</b>					ADC0.2 CS0.1
PB0.1	Standard I/O	56	XBR0	✓					ADC0.3 CS0.2
PB0.2	Standard I/O	55	XBR0	<b>✓</b>					ADC0.4 CS0.3
PB0.3	Standard I/O	54	XBR0	<b>√</b>					ADC0.5 CS0.4
PB0.4	Standard I/O	53	XBR0	✓					ADC0.6 CS0.5 IVC0.0
PB0.5	Standard I/O	52	XBR0	<b>√</b>					ADC0.7 CS0.6 IVC0.1
PB0.6	Standard I/O	51	XBR0	<b>√</b>					ADC0.8 CS0.7 RTC1

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB0.7	Standard I/O	50	XBR0	✓					RTC2
PB0.8	Standard I/O	49	XBR0	✓				N.	ADC0.9 VREFGND
PB0.9	Standard I/O	48	XBR0	✓			(6		ADC0.10 VREF
PB0.10	Standard I/O	47	XBR0	✓					ADC1.6 IDAC0
PB0.11	Standard I/O	46	XBR0	✓	4.0				IDAC1
PB0.12	Standard I/O	45	XBR0	<b>✓</b>	X				XTAL1
PB0.13	Standard I/O	44	XBR0	1					XTAL2
PB0.14/TDO/ SWV	Standard I/O / JTAG / Serial Wire Viewer	43	XBR0	2					ADC0.12 ADC1.12
PB0.15/TDI	Standard I/O / JTAG	42	XBR0	<b>√</b>					ADC0.13 ADC1.13
PB1.0	Standard I/O	41	XBR0	✓					ADC0.14 ADC1.14
PB1.1	Standard I/O	40	XBR0	<b>√</b>					ADC0.15 ADC1.15
PB1.2	Standard I/O	38	XBR0	✓					ADC1.11 CS0.8
PB1.3	Standard I/O	37	XBR0	✓					ADC1.10 CS0.9
PB1.4	Standard I/O	34	XBR0	<b>√</b>					ADC1.8
PB1.5	Standard I/O	33	XBR0	✓					ADC1.7
PB1.6	Standard I/O	32	XBR0	<b>√</b>				ADC0T15 WAKE.0	ADC1.5 CS0.10
PB1.7	Standard I/O	31	XBR0	✓	AD15m/ A7			ADC1T15 WAKE.1	ADC1.4 CS0.11

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB1.8	Standard I/O	30	XBR0	✓	AD14m/ A6			WAKE.2	ADC1.3 CS0.12
PB1.9	Standard I/O	29	XBR0	✓	AD13m/ A5			WAKE.3	ADC1.2 CS0.13
PB1.10	Standard I/O	28	XBR0	✓	AD12m/ A4	-	y	DMA0T1 WAKE.4	ADC1.1 CS0.14
PB1.11	Standard I/O	27	XBR0	✓	AD11m/ A3			DMA0T0 WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.12	Standard I/O	26	XBR0	<b>\</b>	AD10m/ A2			WAKE.6	
PB1.13	Standard I/O	23	XBR0	2	AD9m/ A1				
PB1.14	Standard I/O	22	XBR0	<b>V</b>	AD8m/ A0				
PB1.15	Standard I/O	21	XBR0	<b>√</b>	AD7m/ D7				
PB2.0	Standard I/O	20	XBR1	<b>√</b>	AD6m/ D6	LSI0	Yes	INT0.0 INT1.0	
PB2.1	Standard I/O	19	XBR1	<b>✓</b>	AD5m/ D5	LSI1	Yes	INT0.1 INT1.1	
PB2.2	Standard I/O	18	XBR1	<b>√</b>	AD4m/ D4	LSI2	Yes	INT0.2 INT1.2	CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB2.3	Standard I/O	17	XBR1	✓	AD3m/ D3	LSI3	Yes	INT0.3 INT1.3	CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	16	XBR1	✓	AD2m/ D2				CMP0P.1 CMP1P.1
PB3.1	5 V Tolerant I/O	15	XBR1	✓	AD1m/ D1				CMP0N.1 CMP1N.1

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.2	5 V Tolerant I/O	14	XBR1	<b>√</b>	AD0m/ D0			DAC0T0 DAC1T0 LPT0T0 WAKE.8	CMP0P.2 CMP1P.2
PB3.3	5 V Tolerant I/O	13	XBR1	<b>√</b>	WR	1	6	DAC0T1 DAC1T1 INT0.4 INT1.4 WAKE.9	CMP0N.2 CMP1N.2
PB3.4	5 V Tolerant I/O	12	XBR1	\( \)	ŌĒ			INT0.5 INT1.5 WAKE.10	CMP0P.3 CMP1P.3
PB3.5	5 V Tolerant I/O	11	XBR1	8	ALEm			DAC0T2 DAC1T2 INT0.6 INT1.6 WAKE.11	CMP0N.3 CMP1N.3
PB3.6	5 V Tolerant I/O	10	XBR1	<b>√</b>	CS0			DAC0T3 DAC1T3 INT0.7 INT1.7 WAKE.12	CMP0P.4 CMP1P.4 EXREGSP
PB3.7	5 V Tolerant I/O	9	XBR1	<b>√</b>	BE1			DAC0T4 DAC1T4 INT0.8 INT1.8 WAKE.13	CMP0N.4 CMP1N.4 EXREGSN
PB3.8	5 V Tolerant I/O	8	XBR1	<b>√</b>	CS1			DAC0T5 DAC1T5 LPT0T1 INT0.9 INT1.9 WAKE.14	CMP0P.5 CMP1P.5 EXREGOUT



Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.9	5 V Tolerant I/O	7	XBR1	<b>√</b>	BE0		Q	DAC0T6 DAC1T6 LPT0T2 INT0.10 INT1.10 WAKE.15	CMP0N.5 CMP1N.5 EXREGBD
PB4.0	High Drive I/O	6				LSO0	7		
PB4.1	High Drive I/O	5				LSO1			
PB4.2	High Drive I/O	4			40	LSO2			
PB4.3	High Drive I/O	1				LSO3			

### 6.3. SiM3C1x4 Pin Definitions




Figure 6.5. SiM3C1x4-GM Pinout



Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4

	Г				ı	Т	
Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
VSS	Ground	14					
VDD	Power (Core)	35					
VIO	Power (I/O)	13					
VREGIN	Power (Regulator)	36				10	
VSSHD	Ground (High Drive)	2					
VIOHD	Power (High Drive)	3					
RESET	Active-low Reset	40	(	<u> </u>	)		
SWCLK	Serial Wire	24	2				
SWDIO	Serial Wire	23	70	<b>&gt;</b>			
PB0.0	Standard I/O	34	XBR0	<b>√</b>			ADC0.8 CS0.7 RTC1
PB0.1	Standard I/O	33	XBR0	✓			RTC2
PB0.2	Standard I/O	32	XBR0	<b>√</b>			ADC0.9 CS0.0 VREFGND
PB0.3	Standard I/O	31	XBR0	<b>✓</b>			ADC0.10 CS0.1 VREF
PB0.4	Standard I/O	30	XBR0	<b>√</b>			ADC1.6 CS0.2 IDAC0
PB0.5	Standard I/O	29					IDAC1
PB0.6	Standard I/O	28	XBR0	<b>√</b>			ADC0.0 CS0.3 XTAL1
PB0.7	Standard I/O	27	XBR0	<b>✓</b>			ADC0.1 CS0.4 XTAL2

Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)

Pin Name	<b>Type</b> Standard I/O	Pin Numbers	Crossbar Capability Substitute (See Port Config Section)	✓ Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions 70
PB0.9	Standard I/O	25	XBR0	<b>√</b>			ADC1.14 ADC0.15 ADC1.15
PB0.10	Standard I/O	22	XBR0	✓		DMA0T1	ADC1.8
PB0.11	Standard I/O	21	XBR0	✓	•	DMA0T0	ADC1.7
PB0.12	Standard I/O	20	XBR0	<b>✓</b>	4	ADC0T15 WAKE.0	ADC1.5 CS0.10
PB0.13	Standard I/O	19	XBR0	<b>\</b>	),	ADC1T15 WAKE.1	ADC1.4 CS0.11
PB0.14	Standard I/O	18	XBR0	<b>√</b>		WAKE.2	ADC1.3 CS0.12
PB0.15	Standard I/O	17	XBR0	<b>✓</b>		WAKE.3	ADC1.2 CS0.13
PB1.0	Standard I/O	16	XBR0	<b>✓</b>		WAKE.4	ADC1.1 CS0.14
PB1.1	Standard I/O	15	XBR0	<b>✓</b>		WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.2	Standard I/O	12	XBR0	<b>√</b>			CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB1,3	Standard I/O	11	XBR0	<b>√</b>			CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	10	XBR1	<b>√</b>		DAC0T0 DAC1T0 LPT0T0 INT0.0 INT1.0 WAKE.12	CMP0P.1 CMP1P.1 EXREGSP



Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.1	5 V Tolerant I/O	9	XBR1	<b>√</b>		DAC0T1 DAC1T1 LPT0T1 INT0.1 INT1.1 WAKE.13	CMP0N.1 CMP1N.1 EXREGSN
PB3.2	5 V Tolerant I/O	8	XBR1	<b>k</b> (	5	DAC0T2 DAC1T2 LPT0T2 INT0.2 INT1.3 WAKE.14	CMP0P.2 CMP1P.2 EXREGOUT
PB3.3	5 V Tolerant I/O	7	XBR1			DAC0T3 DAC1T3 INT0.3 INT1.3 WAKE.15	CMP0N.2 CMP1N.2 EXREGBD
PB4.0	High Drive I/O	6					
PB4.1	High Drive I/O	5					
PB4.2	High Drive I/O	4					
PB4.3	High Drive I/O	1					

## 6.4. LGA-92 Package Specifications




Figure 6.6. LGA-92 Package Drawing

Table 6.4. LGA-92 Package Dimensions

	Dimension	Min	Nominal	Max		
	Α	0.74	0.84	0.94		
	b	0.25	0.30	0.35		
	С	3.15	3.20	3.25		
	D	7.00 BSC				
	D1		6.50 BSC			
	D2	4.00 BSC				
	е		0.50 BSC			
	E	7.00 BSC				
	E1		6.50 BSC			
	E2		4.00 BSC			
70	aaa	_	_	0.10		
	bbb	_	_	0.10		
	ccc	_	_	0.08		
	ddd	_	_	0.10		
	eee	_	_	0.10		
	Notes:	•				

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Rev.1.1

70




Figure 6.7. LGA-92 Landing Diagram

# Table 6.5. LGA-92 Landing Diagram Dimensions

Dimension	Typical	Max
C1	6.50	_
C2	6.50	_
е	0.50	_
f	_	0.35
P1	_	3.20
P2	_	3.20

#### Notes:

- All dimensions shown are in millimeters (mm) unless otherwise noted
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
- **3.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 4. This land pattern design is based on the IPC-7351 guidelines.



# SiM3C1xx

#### 6.4.1. LGA-92 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### 6.4.2. LGA-92 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- 4. A 2 x 2 array of 1.25 mm square openings on 1.60 mm pitch should be used for the center ground pad.

#### 6.4.3. LGA-92 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 6.5. TQFP-80 Package Specifications




Figure 6.8. TQFP-80 Package Drawing

Table 6.6. TQFP-80 Package Dimensions

Dimension	Min Nomina		Max			
A	_	_	1.20			
A1	0.05	_	0.15			
A2	0.95	1.00	1.05			
b	0.17	0.20	0.27			
С	0.09	_	0.20			
D	14.00 BSC					
D1	12.00 BSC					
е	0.50 BSC					
E	14.00 BSC					
E1		12.00 BSC				



**Table 6.6. TQFP-80 Package Dimensions (Continued)** 

Dimension	Min	Nominal	Max	
L	0.45	0.60	0.75	
L1		1.00 Ref		
Θ	0°	0° 3.5° 7°		
aaa	0.20			
bbb	0.20			
ccc	0.08			
ddd	0.08			
eee	0.05			

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MS-026, variant ADD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.




Figure 6.9. TQFP-80 Landing Diagram

Table 6.7. TQFP-80 Landing Diagram Dimensions

Dimension	Min	Max	
C1	13.30	13.40	
C2	13.30	13.40	
O E	0.50 BSC		
Х	0.20	0.30	
Y	1.40	1.50	

- All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.



# SiM3C1xx

### 6.5.1. TQFP-80 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

## 6.5.2. TQFP-80 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

#### 6.5.3. TQFP-80 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 6.6. QFN-64 Package Specifications




Figure 6.10. QFN-64 Package Drawing

Table 6.8. QFN-64 Package Dimensions

Dimension	Min	Nominal	Max	
Α	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.18	0.25	0.30	
D	7	9.00 BSC		
D2	3.95	4.10	4.25	
е		0.50 BSC		
E		9.00 BSC		
E2	3.95	3.95 4.10 4.25		
L	0.30	0.40	0.50	
aaa	0.10			
bbb	0.10			
ccc	0.08			
ddd	0.10			
eee	0.05			

### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.






Figure 6.11. QFN-64 Landing Diagram

Table 6.9. QFN-64 Landing Diagram Dimensions

Dimension	mm
C1	8.90
C2	8.90
E	0.50
X1	0.30
Y1	0.85
X2	4.25
Y2	4.25

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

SILICON LARS

### 6.6.1. QFN-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

## 6.6.2. QFN-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.0 mm square openings on a 1.5 mm pitch should be used for the center ground pad.

## 6.6.3. QFN-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 6.7. TQFP-64 Package Specifications




Figure 6.12. TQFP-64 Package Drawing

Table 6.10. TQFP-64 Package Dimensions

	Dimension	Min	Nominal	Max
	Α	<del></del>	<del>-</del>	1.20
	A1	0.05	_	0.15
	A2	0.95	1.00	1.05
	b	0.17	0.22	0.27
76	С	0.09	_	0.20
	D	12.00 BSC		
X Y	D1		10.00 BSC	
	е		0.50 BSC	
	E		12.00 BSC	
	E1		10.00 BSC	
▼	L	0.45	0.60	0.75
	Θ	0°	3.5°	7°

SILICON LABS

Table 6.10. TQFP-64 Package Dimensions (Continued)

Dimension	Min	Nominal	Max
aaa	_	_	0.20
bbb	_	_	0.20
ccc	_	_	0.08
ddd	_	_	0.08

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MS-026, variant ACD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.




Figure 6.13. TQFP-64 Landing Diagram

Table 6.11. TQFP-64 Landing Diagram Dimensions

Dimension	Min	Мах	
C1	11.30	11.40	
C2	11.30	11.40	
E	0.50 BSC		
Х	0.20	0.30	
Y	1.40	1.50	

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.

SILICON LABS

### 6.7.1. TQFP-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

## 6.7.2. TQFP-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

### 6.7.3. TQFP-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 6.8. QFN-40 Package Specifications




Figure 6.14. QFN-40 Package Drawing

Table 6.12. QFN-40 Package Dimensions

Dimension	Min	Nominal	Max
Α	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D		6.00 BSC	
D2	4.35	4.50	4.65
е	0.50 BSC		
E	6.00 BSC		
E2	4.35 4.5 4.65		
L	0.30 0.40 0.50		0.50
aaa	0.10		
bbb	0.10		
ccc	0.08		
ddd	0.10		
eee	0.05		

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Rev.1.1

84




Figure 6.15. QFN-40 Landing Diagram

Table 6.13. QFN-40 Landing Diagram Dimensions

Dimension	mm
C1	5.90
C2	5.90
E	0.50
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.



# SiM3C1xx

### 6.8.1. QFN-40 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

## 6.8.2. QFN-40 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.1 mm square openings on a 1.6 mm pitch should be used for the center ground pad.

## 6.8.3. QFN-40 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 7. Revision Specific Behavior

This chapter details any known differences from behavior as stated in the device datasheet and reference manual. All known errata for the current silicon revision are rolled into this section at the time of publication. Any errata found after publication of this document will initially be detailed in a separate errata document until this datasheet is revised.

#### 7.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. Figures 7.1, 7.2, 7.3, and 7.4 show how to find the Lot ID Code on the top side of the device package. In addition, firmware can determine the revision of the device by checking the DEVICEID registers.




Figure 7.1. LGA-92 SiM3C1x7 Revision Information




Figure 7.2. TQFP-80 SiM3C1x7 Revision Information






Figure 7.3. SiM3C1x6 Revision Information




Figure 7.4. SiM3C1x4 Revision Information

# 7.2. Comparator Rising/Falling Edge Flags in Debug Mode (CMP0, CMP1)

#### **7.2.1. Problem**

On Revision A and Revision B devices, if the comparator output is high, the comparator rising and falling edge flags will both be set to 1 upon single-step or exit from debug mode.

#### 7.2.2. Impacts

Firmware using the rising and falling edge flags to make decisions may see a false trigger of the comparator if the output of the comparator is high during a debug session. This does not impact the non-debug operation of the device.

## 7.2.3. Workaround

There is not a system-agnostic workaround for this issue.

#### 7.2.4. Resolution

This issue exists on Revision A and Revision B devices. It may be corrected in a future device revision.

SILICON LABS

## **DOCUMENT CHANGE LIST**

#### Revision 1.0 to Revision 1.1


■ Added end of life note to Table 5.1, "Product Selection Guide," on page 50.

#### Revision 0.8 to Revision 1.0

- Added block diagram to front page; updated feature bullet lists.
- **Electrical Specifications Tables Additions:** 
  - Voltage Regulator Current Sense Supply Current, Typ = 3 μA (Table 3.2)
  - Power Mode 2 Wake Time, Min = 4 clocks, Max = 5 clocks (Table 3.3)
  - External Crystal Clock Frequency, Min = 0.01 MHz, Max = 30 MHz (Table 3.9)
  - Added /RESET pin characteristics (Table 3.17)
- Electrical Specifications Tables Removals:
  - Power Mode 3 Wake Time (Table 3.3)
- Electrical Specifications Tables Corretions/Adjustments:
  - IVC Supply Current, Max = 2.5 μA (Table 3.2)
  - VREG0 Output Voltage Normal Mode, Min = 3.15 V (Table 3.5)
  - VREG0 Output Voltage Suspend Mode, Min = 3.15 V (Table 3.5)
  - External Regulator Internal Pull-Down, Typ =  $5 \text{ k}\Omega$  (Table 3.6)
  - External Regulator Internal Pull-Up, Typ = 10 k $\Omega$  (Table 3.6)
  - Flash Memory Endurance, Typ = 100k write/erase cycles (Table 3.7)
  - Flash Memory Retention, Min = 10 Years, Typ = 100 Years (Table 3.7)
  - Low Power Oscillator Frequency, Min = 19.5 MHz, Max = 20.5 MHz (Table 3.8)
  - SAR Dynamic Performance : consolidated all specs. (Table 3.10)
  - IDAC Full Scale Output Current 1 mA Range, Min = 0.99 mA (Table 3.11)
  - IDAC Full Scale Output Current 0.5 mA Range, Min = 493 μA (Table 3.11)
  - IVC Slope @ 1 mA, Min = 1.55 V/mA, Max = 1.75 V/mA (Table 3.13)
  - IVC Slope @ 2 mA, Min = 795 mV/mA, Max = 860 mV/mA (Table 3.13)
  - IVC Slope @ 3 mA, Min = 525 mV/mA, Max = 570 mV/mA (Table 3.13)
  - IVC Slope @ 4 mA, Min = 390 mV/mA, Max = 430 mV/mA (Table 3.13)
  - IVC Slope @ 5 mA, Min = 315 mV/mA (Table 3.13)
  - IVC Slope @ 6 mA, Min = 260 mV/mA (Table 3.13)
  - Temperature Sensor Slope Error, Type = ±120 μV/C (Table 3.15)
  - Comparator Input Offset Voltage, Min = -10 mV, Max = 10 mV (Table 3.16)
- "4. Precision32™ SiM3C1xx System Overview":
  - Updated Power Modes discussion.
  - · Refined and updated feature bullet lists.
- Updated and clarified RTC timer clock output. The RTC output is now referred to as "RTC0TCLK".
- "6. Pin Definitions and Packaging Information": Renamed RTC0OSC\_OUT function to RTC0TCLK\_OUT for
- "7. Revision Specific Behavior": Updated revision identification drawings to better match physical appearance of packages.



89





Products
www.silabs.com/products



**Quality** www.silabs.com/quality



Support and Community community.silabs.com

#### Disclaime

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it falls, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silicon Labs®, Silicon Labs®, Silicon Labs®, Silicon Labs®, Bluegiga®, Bluegiga®, Bluegiga®, Bluegiga®, CockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com