

Ordering Information

Continuous Switching Mode

RT7231

Package Type
 CP : TSSOP-14 (Exposed Pad)
 QW : WDFN-10L 3x3 (W-Type)

—Lead Plating System G : Green (Halogen Free and Pb Free)

RT7233

Package Type SP : SOP-8 (Exposed Pad-Option 2)

Lead Plating System
 G : Green (Halogen Free and Pb Free)

Marking Information



RT7231GCP : Product Number YMDNN : Date Code

RT7231GQW



YMDNN : Date Code

1Q= : Product Code

RT7233GSP



RT7232GCP

YMDNN

RT7232GQW

1P=YM

RT7234GSP

RT7234

GSPYMDNN

DNN

•

RT7232GCP

RT7233GSP : Product Number YMDNN : Date Code

RT7232GCP : Product Number

RT7234GSP : Product Number

YMDNN : Date Code

YMDNN : Date Code

1P= : Product Code YMDNN : Date Code

Discontinuous Operating Mode

RT7232

Package Type CP : TSSOP-14 (Exposed Pad) QW : WDFN-10L 3x3 (W-Type)

Lead Plating System G : Green (Halogen Free and Pb Free)

RT7234

Package Type
 SP : SOP-8 (Exposed Pad-Option 2)

Lead Plating System
 G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations



 Copyright ©2018 Richtek Technology Corporation. All rights reserved.
 RICHTEK
 is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS7231/32/33/34-10
 February 2018

2

Functional Pin Description

	Pin No.			
TSSOP-14 (Exposed Pad)	WDFN-10L 3x3	SOP-8 (Exposed Pad)	Pin Name	Pin Function
1			VS	Output Voltage Sense Input.
2	2	2	FB	Feedback Voltage Input. It is used to regulate the output of the converter to a set value via an external resistive voltage divider. The feedback threshold voltage is 0.765V typically.
3	3	3	VREG5	Internal Regulator Output. Connect a $1\mu F$ capacitor to GND to stabilize output voltage.
4	4	4	SS	Soft-Start Time Setting. Connect an external capacitor between this pin and GND to set the soft- start time.
5			GND	Analog Ground.
6	5		PGOOD	Open Drain Power Good Indicator Output.
7	1	1	EN	Enable Control Input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode reducing the supply current to less than 10μ A.
8, 9, 15 (Exposed pad)	11 (Exposed pad)	5, 9 (Exposed Pad)	PGND	Power Ground. The exposed pad must be soldered to a large PCB and connected to PGND for maximum power dissipation.
10, 11	6, 7	6	SW	Switch Node. Connect this pin to an external L-C filter.
12	8	7	BOOT	Bootstrap Supply for High Side Gate Driver. Connect a $0.1\mu F$ capacitor between the BOOT and SW pin.
13	9, 10	8	VIN	Power Input. The input voltage range is from 4.5V to 18V. Must bypass with a suitably large ($\ge 10\mu F \times 2$) ceramic capacitor.
14			VCC	Supply Voltage Input for Internal Linear Regulator to the Control Circuitry.



Function Block Diagram



*: VCC pin for TSSOP-14 (Exposed Pad) only.
 VS pin for TSSOP-14 (Exposed Pad) only.
 PGOOD pin for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only.

Operation

The RT7231/32/33/34 is a synchronous step-down converter with advanced constant on-time control mode. Using the ACOTTM control mode can reduce the output capacitance and provide fast transient response. It can minimize the component size without additional external compensation network.

Power Good

(for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only)

After soft-start is finished, the power good function will be activated. When the FB is activated, the PGOOD will become an open-drain output. If the FB is below, the PGOOD pin will be pulled low.

Internal Regulator

The regulator provides 5V power to supply the internal control circuit. Connecting a $1\mu F$ ceramic capacitor for decoupling and stability is required.

Soft-Start

In order to prevent the converter output voltage from overshooting during the startup period, the soft-start function is necessary. The soft-start time is adjustable and can be set by an external capacitor.

Current Protection

The inductor current is monitored via the internal switches in cycle-by-cycle. Once the output voltage drops under UV threshold, the device will enter latch mode for TSSOP-14 (Exposed Pad), and hiccup mode for WDFN-10L 3x3.

UVLO Protection

To protect the chip from operating at insufficient supply voltage, the UVLO is needed. When the input voltage of VCC is lower than the UVLO falling threshold voltage, the device will be latch-off.

Output Discharge Control

(for TSSOP-14 (Exposed Pad) only)

When EN pin is low, the RT7231/32 will discharge the output with an internal 50Ω MOSFET connected between V_{OUT} to GND pin.

Thermal Shutdown

When the junction temperature exceeds the OTP threshold value, the IC will shut down the switching operation. Once the junction temperature cools down and is lower than the OTP lower threshold, the converter will automatically resume switching

Copyright ©2018 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. Www.richtek.com
DS7231/32/33/34-10 February 2018

Absolute Maximum Ratings (Note 1)

 Supply Voltage, VIN, VCC	-0.8V to (V _{IN} + 0.3V) -5V to 25V -0.3V to 6V -0.3V to 20V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
TSSOP-14 (Exposed Pad)	2.50W
WDFN-10L 3x3	1.67W
SOP-8 (Exposed Pad)	2.174W
Package Thermal Resistance (Note 2)	
TSSOP-14 (Exposed Pad), θ_{JA}	40°C/W
WDFN-10L 3x3, θ _{JA}	60°C/W
WDFN-10L 3x3, θ_{JC}	7.5°C/W
SOP-8 (Exposed Pad), θ_{JA}	46°C/W
SOP-8 (Exposed Pad), θ_{JC}	7°C/W
Junction Temperature Range	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	
MM (Machine Model)	- 250V

Recommended Operating Conditions (Note 4)

Supply Voltage, VIN	- 4.5V to 18V
Junction Temperature Range	 –40°C to 125°C
Ambient Temperature Range	- −40°C to 85°C

Electrical Characteristics

(V_{IN} = 12V, T_A = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Supply Current								
Shutdown Current		I _{SHDN}	$V_{EN} = 0V$		1	10	μΑ	
Quiescent Current		lq	$V_{EN} = 5V, V_{FB} = 0.8V$		1	1.3	mA	
Logic Threshold								
	Logic-High			1.25		18	V	
EN Input Voltage	Logic-Low					0.85	v	
V _{FB} Voltage and I	Discharge R	esistance						
Foodbook Throobs			$T_A = 25^{\circ}C$	0.757	0.765	0.773	V	
Feedback Threshold Voltage		Vfb	$T_A = -40^{\circ}C$ to $85^{\circ}C$	0.755		0.775	V	
Feedback Input Current		I _{FB}	V _{FB} = 0.8V		0.01	0.1	μΑ	
VOUT Discharge Resistance		R _{DIS}	$V_{EN} = 0V, V_{S} = 0.5V$		50	100	Ω	



Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
V _{REG5} Output					-			
VREG5 Output	/oltage	Vreg5	$6V \le V_{IN} \le 18V, 0 < I_{VREG5} < 5mA$	4.8	5.1	5.4	V	
Line Regulation	1		$6V \le V_{IN} \le 18V$, $I_{VREG5} = 5mA$			20	mV	
Load Regulatio	n		$0 < I_{VREG5} < 5mA$			100	mV	
Output Current		IVREG5	VIN = 6V, VREG5 = 4V		70		mA	
R _{DS(ON)}			•			I		
Switch On	High-Side	R _{DS(ON)} _H	$(V_{BOOT} - V_{SW}) = 5.5V$		120			
Resistance	Low-Side	R _{DS(ON)} _L			50		mΩ	
Current Limit								
Current Limit		ILIM		4.9	5.85	6.8	Α	
Thermal Shute		1	1	1	1			
Thermal Shutde	own Threshold	T _{SD}	Shutdown Temperature		150		°C	
Thermal Shutde	own Hysteresis	ΔT_{SD}			20		Ŭ	
On-Time Time	r Control							
On-Time		ton	V _{IN} = 12V, V _{OUT} = 1.05V		135		ns	
Minimum Off-Time		toff(MIN)	V _{FB} = 0.7V		260	310	ns	
Soft-Start								
SS Charge Cur			V _{SS} = 0V	5	6	8	μA	
SS Discharge (Current		V _{SS} = 0.5V	0.1	0.2		mA	
UVLO				1		r	n	
UVLO Thresho	ld		Wake Up V _{REG5}	3.6	3.85	4.1	v	
Hysteresis				0.16	0.35	0.47	v	
Power Good							0	
PGOOD Thres	hold		V _{FB} Rising	85	90	95	%	
T GOOD Thread			V _{FB} Falling		85		70	
PGOOD Sink C	Current		PGOOD = 0.5V	2.5	5		mA	
Output Under	Voltage and Ov	ver Voltage F	Protection					
OVP Trip Three			OVP Detect	115	120	125	%	
OVP Prop Delay					5		μs	
UVP Trip Three				65	70	75	%	
UVP Hysteresis					10		,0	
UVP Prop Dela	У				250		μs	
UVP Enable De	elay	tUVPEN	Relative to Soft-Start Time		t _{SS} x 1.7		ms	

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

Copyright ©2018 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technology	Corporation.	
www.richtek.com		DS7231/32/33/34-10	February	2018

Typical Application Circuit



* : VCC pin for TSSOP-14 (Exposed Pad) only.
 VS pin for TSSOP-14 (Exposed Pad) only.
 GND pin for TSSOP-14 (Exposed Pad) only.
 PGOOD pin for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only.

V _{OUT} (V)	R1 (k Ω)	R2 (k Ω)	C3 (pF)	L1 (μ H)	C7 (μ F)
1	6.81	22.1		1.4	22 to 68
1.05	8.25	22.1		1.4	22 to 68
1.2	12.7	22.1		1.4	22 to 68
1.8	30.1	22.1	5 to 22	2	22 to 68
2.5	49.9	22.1	5 to 22	2	22 to 68
3.3	73.2	22.1	5 to 22	2	22 to 68
5	124	22.1	5 to 22	3.3	22 to 68
5	12	2.16	50 to 220	3.3	22 to 68
7	180	22.1	5 to 22	3.3	22 to 68

Table 1. Suggested Component Values ($V_{IN} = 12V$)





Output Voltage vs. Input Voltage









Feedback Threshold Voltage vs. Temperature



Output Voltage vs. Output Current



Copyright ©2018 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.





Copyright ©2018 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS7231/32/33/34-10 February 2018

9





 Copyright ©2018 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS7231/32/33/34-10
 February 2018

10





Power Good from EN Turn Off



Time (2.5ms/Div)



Application Information

The RT7231/32/33/34 is a synchronous high voltage Buck converter that can support the input voltage range from 4.5V to 18V and the output current up to 4A. It adopts ACOTTM mode control to provide a very fast transient response with few external compensation components.

PWM Operation

It is suitable for low external component count configuration with appropriate amount of Equivalent Series Resistance (ESR) capacitors at the output. The output ripple valley voltage is monitored at a feedback point voltage. The synchronous high side MOSFET is turned on at the beginning of each cycle. After the internal on-time expires, the MOSFET is turned off. The pulse width of this on-time is determined by the converter's input and output voltages to keep the frequency fairly constant over the entire input voltage range.

Advanced Constant On-Time Control

The RT7231/32/33/34 has a unique circuit which sets the on-time by monitoring the input voltage and SW signal. The circuit ensures the switching frequency operating at 650kHz over input voltage range and loading range.

Soft-Start

The RT7231/32/33/34 contains an external soft-start clamp that gradually raises the output voltage. The soft-start timing can be programmed by the external capacitor between the SS and GND pins. The chip provides a 6μ A charge current for the external capacitor. If a 3.9nF capacitor is used, the soft-start will be 0.87ms (typ.). The available capacitance range is from 2.7nF to 220nF.

$$t_{SS}$$
 (ms) = $\frac{C5 (nF) \times 1.365}{I_{SS} (\mu A)}$

Chip Enable Operation

The EN pin is the chip enable input. Pulling the EN pin low (<0.85V) will shut down the device. During shutdown mode, the RT7231/32/33/34's quiescent current drops to lower than 10 μ A. Driving the EN pin high (>1.25V, <18V) will turn on the device again. For external timing control,

the EN pin can also be externally pulled high by adding a R_{EN} resistor and C_{EN} capacitor from the VIN pin (see Figure 1).



Figure 1. External Timing Control

An external MOSFET can be added to implement digital control on the EN pin when no system voltage above 2V is available, as shown in Figure 2. In this case, a $100k\Omega$ pull-up resistor, R_{EN} , is connected between the V_{IN} and EN pins. MOSFET Q1 will be under logic control to pull down the EN pin.



Figure 2. Digital Enable Control Circuit

To prevent enabling circuit when V_{IN} is smaller than the V_{OUT} target value, a resistive voltage divider can be placed between the input voltage and ground and connected to the EN pin to adjust IC lockout threshold, as shown in Figure 3. For example, if an 8V output voltage is regulated from a 12V input voltage, the resistor R_{EN2} can be selected to set input lockout threshold larger than 8V.



Figure 3. Resistor Divider for Lockout Threshold Setting

 Copyright@2018 Richtek Technology Corporation. All rights reserved.
 RICHTEK
 is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS7231/32/33/34-10
 February
 2018

 12
 12
 DS7231/32/33/34-10
 February
 2018

RT7231/32/33/34

Output Voltage Setting

The resistive divider allows the FB pin to sense the output voltage as shown in Figure 4.



Figure 4. Output Voltage Setting

The output voltage is set by an external resistive divider according to the following equation. It is recommended to use 1% tolerance or better divider resistors.

$$V_{OUT} = 0.765 \times (1 + \frac{R1}{R2})$$

Under Voltage Lockout Protection

The RT7231/32/33/34 has Under Voltage Lockout Protection (UVLO) that monitors the voltage of PVCC pin. When the V_{PVCC} voltage is lower than UVLO threshold voltage, the RT7231/32/33/34 will be turned off in this state. This is non-latch protection.

Over Temperature Protection

The RT7231/32/33/34 equips an Over Temperature Protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds 150°C. Once the junction temperature cools down by approximately 20°C the main converter will resume operation. To keep operating at maximum, the junction temperature should be prevented from rising above 150°C.

Inductor Selection

The inductor value and operating frequency determine the ripple current according to a specific input and an output voltage. The ripple current ΔI_L increases with higher $V_{\rm IN}$ and decreases with higher inductance.

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f \times L}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN}}\right]$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. High frequency with small ripple current can achieve highest efficiency operation. However, it requires a large inductor to achieve this goal. For the ripple current selection, the value of $\Delta I_L = 0.2(I_{MAX})$ will be a reasonable starting point. The largest ripple current occurs at the highest V_{IN}. To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation :



Input and Output Capacitors Selection

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the high side MOSFET. A low ESR input capacitor with larger ripple current rating should be used for the maximum RMS current. The RMS current is given by :

$$I_{RMS} = I_{OUT}(MAX) \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief.

Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. For the input capacitor, two 10μ F and 0.1μ F low ESR ceramic capacitors are recommended.

The selection of C_{OUT} is determined by the required ESR to minimize voltage ripple.

Moreover, the amount of bulk capacitance is also a key for C_{OUT} selection to ensure that the control loop is stable. The output ripple, ΔV_{OUT} , is determined by :

$$\Delta V_{OUT} \leq \Delta I_{L} \left[\text{ESR} + \frac{1}{8 f C_{OUT}} \right]$$

The output ripple will be highest at the maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may need to meet the ESR and RMS current handling requirements.

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must



be taken when these capacitors are used at input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . A sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

External Bootstrap Diode

Connect a 0.1μ F low ESR ceramic capacitor between the BOOT and SW pins. This capacitor provides the gate driver voltage for the high side MOSFET. It is recommended to add an external bootstrap diode between an external 5V and the BOOT pin for efficiency improvement when input voltage is lower than 5.5V or duty ratio is higher than 65%. The bootstrap diode can be a low cost one such as 1N4148 or BAT54. The external 5V can be a 5V fixed input from system or a 5V output of the RT7231/32/33/34. Note that the external boot voltage must be lower than 5.5V



Figure 5. External Bootstrap Diode

PVCC Capacitor Selection

Decouple with a 1μ F ceramic capacitor. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.

Over Current Protection

When the output shorts to ground, the inductor current decays very slowly during a single switching cycle. An over current detector is used to monitor inductor current to prevent current runaway. The over current detector monitors the voltage between SW and GND during the low side MOS turn-on state. This is cycle-by-cycle protection.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For TSSOP-14 (Exposed Pad) package, the thermal resistance, θ_{JA} , is 40°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-10L 3x3 package, the thermal resistance, θ_{JA} , is 60°C/W on a standard JEDEC 51-7 four-layer thermal test board. For SOP-8 (Exposed Pad) package, the thermal resistance, θ_{JA} , is 46°C/W on a standard JEDEC 51-7 four-layer thermal test board. For SOP-8 (Exposed Pad) package, the thermal resistance, θ_{JA} , is 46°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formulas :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (40^{\circ}C/W) = 2.50W$ for TSSOP-14 (Exposed Pad) package

 $P_{D(MAX)}$ = (125°C - 25°C) / (60°C/W) = 1.67W for WDFN-10L 3x3 package

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (46^{\circ}C/W) = 2.174W$ for SOP-8 (Exposed Pad) package

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curves in Figure 6 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Layout Consideration

Follow the PCB layout guidelines for optimal performance of the RT7231/32/33/34

- Keep the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to the device pins (VIN and GND).
- SW node is with high frequency voltage swing and should be kept at small area. Keep sensitive components away from the SW node to prevent stray capacitive noise pickup.
- Connect feedback network behind the output capacitors.
 Keep the loop area small. Place the feedback components near the RT7231/32/33/34 FB pin.
- The GND and Exposed Pad should be connected to a strong ground plane for heat sinking and noise protection.





Outline Dimension



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	1.000	1.200	0.039	0.047	
A1	0.000	0.150	0.000	0.006	
A2	0.800	1.050	0.031	0.041	
b	0.190	0.300	0.007	0.012	
D	4.900	5.100	0.193	0.201	
е	0.6	50	0.026		
E	6.300	6.500	0.248	0.256	
E1	4.300	4.500	0.169	0.177	
L	0.450	0.750	0.018	0.030	
U	1.900	2.900	0.075	0.114	
V	1.600	2.600	0.063	0.102	

14-Lead TSSOP (Exposed Pad) Plastic Package





DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions	In Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	2.950	3.050	0.116	0.120	
D2	2.300	2.650	0.091	0.104	
E	2.950	3.050	0.116	0.120	
E2	1.500	1.750	0.059	0.069	
е	0.500		0.0	020	
L	0.350	0.450	0.014	0.018	

W-Type 10L DFN 3x3 Package



Symbol		Dimensions I	n Millimeters	Dimension	s In Inches
		Min	Max	Min	Max
A		4.801	5.004	0.189	0.197
В		3.810	4.000	0.150	0.157
С		1.346	1.753	0.053	0.069
D		0.330	0.510	0.013	0.020
F		1.194	1.346	0.047	0.053
н		0.170	0.254	0.007	0.010
I		0.000	0.152	0.000	0.006
J		5.791	6.200	0.228	0.244
М		0.406	1.270	0.016	0.050
Option 1	Х	2.000	2.300	0.079	0.091
Option 1	Y	2.000	2.300	0.079	0.091
Option 2	Х	2.100	2.500	0.083	0.098
	Y	3.000	3.500	0.118	0.138

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

www.richtek.com