



Pin Configuration (Top View)



Receiver Block

Each input has integrated equalization that can eliminate deterministic jitter caused by 25meter 24AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signal, and DDC signals. TMDS channels have following termination scheme for Rx Sense support.



x = A or B




Pin Description

Pin #	Pin Name	I/O	Description
3 6 9 56	$egin{array}{l} D_0+A \\ D_1+A \\ D_2+A \\ CLK+A \end{array}$	I	Port A TMDS Positive inputs
15 18 21 12	$\begin{array}{c} \mathrm{D_0+B} \\ \mathrm{D_1+B} \\ \mathrm{D_2+B} \\ \mathrm{CLK+B} \end{array}$	I	Port B TMDS Positive inputs
2 5 8 55	D ₀ -A D ₁ -A D ₂ -A CLK-A	I	Port A TMDS Negative inputs
14 17 20 11	D ₀ -B D ₁ -B D ₂ -B CLK-B	I	Port B TMDS Negative inputs
4, 10, 16, 22, 32, 38, 44, 54	GND		Ground
51	HPDA	0	Port A HPD output
23	HPD _B	0	Port B HPD output
47	HPD_Sink	I	Sink side hot plug detector input.
50	ŌE	I	Output Enable, Active LOW
53	SCL_A	I/O	Port A DDC Clock
25	SCL_B	I/O	Port B DDC Clock
45	SCL_Sink	I/O	Sink Side DDC Clock
52	SDA_A	I/O	Port A DDC Data
24	SDA_B	I/O	Port B DDC Data
46	SDA_Sink	I/O	Sink Side DDC Data
49	SEL1	I	Source Input Selector (See Truth Table)
1, 7, 13, 19, 35, 41, 48	V_{DD}		3.3V Power Supply
39 36 33 42	$\begin{array}{c} D_0 + \\ D_1 + \\ D_2 + \\ CLK + \end{array}$	О	TMDS positive outputs
40 37 34 43	D ₀ - D ₁ - D ₂ - CLK-	0	TMDS negative outputs
28 26	EQ_S0 EQ_S1	I	Equalizer controls, Internal pull-ups are added to both.
31 30 29	OC_S0 OC_S1 OC_S2	I	Output buffer controls Note: all 3 pins have internal pull-ups
27	SEL2	I	Source Input Selector (See Truth Table)



Switch Block Diagram





Truth Table

ŌĒ	SEL1	SEL2	Function for TMDS output	HPD_A	HPD _B
0	1	X	Port A is active & TMDS Rx Termination on Port B goes to 250K-Ohm	HPD_sink	L
0	0	1	Port B is active, & TMDS Rx Termination on Port A goes to 250K-Ohm	L	HPD_sink
0	0	0	All TMDS outputs & TMDS inputs are Hi-Z, SCL/SDA (Port A & B) are off	L	L
1	X	X	All TMDS outputs are Hi-Z	Follow SEL1 and SEL2	Follow SEL1 and SEL2

OC Setting Value Logic Table

Input Control Pins			Setting	g Value
OC_S2 ⁽¹⁾	OC_S1 ⁽¹⁾	OC_S0 ⁽¹⁾	V _{swing} (mV)	Pre-emphasis (dB)
1	1	1	500	0
1	1	0	750	0
1	0	1	1000	0
1	0	0	600	0
0	1	1	500	0
0	1	0	500	1.5
0	0	1	500	3.5
0	0	0	500	6

Note:

EQ Setting Value Logic Table for high speed data bits (TMDS CLK input is left at 3dB default always)

EQ_S1 ⁽¹⁾	EQ_S0 ⁽¹⁾	Setting Value
0	0	15dB on all high speed data inputs
0	1	3dB on all high speed data inputs
1	0	8dB on all high speed data inputs
1	1	Optimized Equalization on all high speed data inputs (Default setting which can support all cable lengths from 1meter to 20meters)

Notes:

1) Integrated internal pull-ups

^{1.} Integrated pull-ups



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storago Tomporaturo	65°C to ±150°C
Storage Temperature	03 C to +130 C
Supply Voltage to Ground Potential	0.5V to +4.0V
DC Input Voltage	0.5V to V _{DD}
DC Output Current	120mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Units		
V_{DD}	Supply Voltage	3.135	3.3	3.465	V		
T_{A}	Operating free-air temperature	0		70	°C		
TMDS Diffe	TMDS Differential Pins (D _X ±A, D _X ±B, CLK±A, CLK±B)						
V_{ID}	Receiver peak-to-peak differential input voltage	150		1560	mVp-p		
V _{IC}	Input common mode voltage	2		$V_{DD} + 0.01$	V		
V_{DD}	TMDS output termination voltage	3.135	3.3	3.465	V		
R _T	Termination resistance	45	50	55	Ohm		
	Signaling rate	0		2.5	Gbps		
Control Pins	$(OC_Sx, EQ_Sx, SEL, \overline{OE})$						
$V_{ m IH}$	LVTTL High-level input voltage	2		$V_{ m DD}$	V		
V_{IL}	LVTTL Low-level input voltage	GND		0.8	V		
DDC Pins (S	CL, SCL_SINK, SDA, SDA_SINK)						
V _{I(DDC)}	Input voltage	GND		5.5	V		
Status Pins (Status Pins (HPD_SINK)						
$V_{ m IH}$	LVTTL High-level input voltage	2		5.3	V		
V_{IL}	LVTTL Low-level input voltage	GND		0.8	V		



TMDS Compliance Test Results

Item	HDMI™ 1.3 Spec	Pericom Product Spec
Operating Conditions		
Termination Supply Voltage, V _{DD}	3.3V ≤ 5%	$3.30 \pm 5\%$
Terminal Resistance	50-Ohm ± 10%	45 to 55-Ohm
Source DC Characteristics at TP1		I
Single-ended high level output voltage, VH	$V_{DD} \pm 10 \text{mV}$	$V_{DD} \pm 10 mV$
Single-ended low level output voltage, VL	$(V_{DD} - 600 \text{mV}) \le \text{VL} \le (V_{DD} - 400 \text{mV})$	$(V_{DD} - 600 mV) \le VL \le (V_{DD} - 400 mV)$
Single-ended output swing voltage, Vswing	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$
Single-ended standby (off) output voltage, Voff	$V_{DD} \pm 10 mV$	$V_{DD} \pm 10 \text{mV}$
Transmitter AC Characteristics at TP1		
Risetime/Falltime (20%-80%)	$75ps \le Risetime/Falltime \le 0.4 \text{ Tbit} $ $(75ps \le tr/tf \le 242ps) \text{ @ } 1.65 \text{ Gbps}$	240ps
Intra-Pair Skew at Transmitter Connector, max	0.15 Tbit (90.9ps @ 1.65 Gbps)	60ps max
Inter-Pair Skew at Transmitter Connector, max	0.2 Tpixel (1.2ns @ 1.65 Gbps)	100ps max
Clock Jitter, max	0.25 Tbit (151.5ps @ 1.65 Gbps)	82ps max
Sink Operating DC Characteristics at TP2		I
Input Differential Voltage Level, Vdiff	150 ≤ Vdiff ≤ 1200mV	150mV ≤ V _{DIFF} ≤ 1200mV
Input Common Mode Voltage Level, V _{ICM}	$ \begin{array}{l} (\ V_{DD} 300 mV) \leq Vicm \leq \\ (\ V_{DD} 37.5 mV) \\ Or \\ V_{DD} \mbox{\pm} 10\% \end{array} $	$ \begin{array}{l} (\ V_{DD} \text{ - } 300\text{mV}) \leq \text{Vicm} \leq \\ (\ V_{DD} \text{- } 37.5\text{mV}) \\ \text{Or} \\ V_{DD} \pm 10\% \end{array} $
Sink DC Characteristics When Source Disable	ed or Disconnected at TP2	1
Differential Voltage Level	$V_{DD} \pm 10 \text{mV}$	V _{DD} ±10mV



Electrical Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
I_{CC}	Supply Current	$V_{IH} = V_{DD}, V_{IL} = V_{DD} - 0.4V,$ $R_T = 50$ -Ohm, $V_{DD} = 3.3V,$		120		mA
P_{D}	Power Dissipation	$OC_SX = LOW, x = 0, 1, 2$		400		mW
I_{CCQ}	Standby Current	\overline{OE} = HIGH, SEL1 = Low, SEL2 = Low, V _{DD} =3.3V		8		mA
TMDS Di	fferential Pins ($D_X\pm A,D_X\pm B,D_X\pm,CLB$	X±A, CLK±B, CLK±)				
V_{OH}	Single-ended high-level output voltage		V _{DD} - 10		V _{DD} + 10	
V_{OL}	Single-ended low-level output voltage		V _{DD} - 600		V _{DD} - 400	mV
V _{swing}	Single-ended output swing voltage	V 2 2V P 50 Ohm	400		600	
V _{OD(O)}	Overshoot of output differential voltage	$V_{DD} = 3.3V$, $R_T = 50$ -Ohm Pre-emphasis/De-emphasis = 0dB		6%	15%	2x
V _{OD(U)}	Undershoot of output differential voltage			12%	25%	V_{swing}
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states			0.5	5	mV
I _(OS)	Short circuit output current				12	mA
V _{ODE(SS)}	Steady state output differential voltage	$OC_Sx = GND, Dx \pm AB = 250$	560		840	
V _{ODE(PP)}	Peak-to-peak output differential voltage	Mbps HDMI TM data pattern, X = 0, 1, 2 $CLK\pm A, B = 25$ MHz clock	800		1200	mVp-p
V _{I(open)}	Single-ended input voltage under high impedance input or open input	$I_I = 10 \mu A$	V _{DD} - 10		V _{DD} + 10	mV
R _{INT}	Input termination resistance	$V_{IN} = 2.9V$	45	50	55	Ohm
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	K)				
IT I	Innut lealing a summent	$V_I = 5.5V$	-50		50	4
$ I_{lkg} $	Input leakage current	$V_{I} = V_{DD}$	-20		20	μА
C_{IO}	Input/output capacitance	$V_I = 0V$		7.5		pF
R_{ON}	Switch resistance	$I_{O} = 3 \text{mA}, V_{O} = 0.4 \text{V}$		25	50	Ohm
V_{PASS}	Switch output voltage	$V_I = 3.3V$, $I_I = 100 \mu A$	1.5(2)	2.0	$2.5^{(3)}$	V
Status Pin	us (HPD)					
V _{OH(TTL)}	TTL High-level output voltage	$I_{OH} = -4mA$	2.4			V
V _{OL(TTL)}	TTL Low-level output voltage	$I_{OL} = 4mA$			0.4	V

(Table Continued)



Electrical Characteristics (Continued)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units			
Control P	Control Pins (SEL, $\overline{\text{OE}}$)								
$ I_{\mathrm{IH}} $	High-level digital input current	V_{IH} = 2.0V or V_{DD}	-10		10	A			
I _{IL}	Low-level digital input current	$V_{\rm IL} = GND \text{ or } 0.8V$	-10		10	μΑ			
Status Pin	Status Pins (HPD_SINK)								
Tees	High-level digital input current	$V_{IH} = 5.3V$	-50		50				
$ \mathrm{I}_{\mathrm{IH}} $	High-level digital input current	$V_{\rm IH}$ = 2.0V or $V_{\rm DD}$	-10		10	μΑ			
$ { m I}_{ m IL} $	Low-level digital input current	$V_{\rm IL}$ = GND or 0.8V	-10		10				

Notes:

- 1. All typical values are at 25°C and with a 3.3V supply.
- 2. The value is tested in full temperature range at 3.0V.
- 3. The value is tested in full temperature range at 3.6V.



Switching Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
TMDS Di	fferential Pins (Dx±, CLK±)			•		
tpd	Propagation delay				2000	
t _r	Differential output signal rise time (20% - 80%)		75		240	
t_{f}	Differential output signal fall time (20% - 80%)	$V_{DD} = 3.3V$, $R_T = 50$ -Ohm, pre-emphasis/de-emphasis = 0dB	75		240	
t _{sk(p)}	Pulse skew			10	50	
$t_{sk(D)}$	Intra-pair differential skew			23	50	
t _{sk(o)}	Inter-pair differential skew ⁽²⁾				100	ps
t _{jit(pp)}	Peak-to-peak output jitter from CLK± residual jitter	pre-emphasis/de-emphasis = 0dB, Dx±A, B = 1.65 Gbps HDMI [™] data		15	30	
t _{jit(pp)}	Peak-to-peak output jitter from Dx± residual jitter	pattern, x = 0, 1, 2 CLK±A, B = 165 MHz clock		18	50	
$t_{ m DE}$	De-emphasis duration	de-emphasis = -3.5dB, Dx \pm A, B = 250 Mbps HDMI TM data pattern, x = 0, 1, 2 CLK \pm A, B = 25 MHz clock		240		
t_{SX}	Select to switch output				10	
t _{en}	Enable time				200	ns
t _{dis}	Disable time				10	
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	K)	•	•		
t _{pd(DDC)}	Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn	$C_L = 10 pF$		0.4	2.5	ns
Control a	nd Status Pins (SEL, HPD_SINK, HPD)					
t _{pd(HPD)}	Propagation delay (from HPD_SINK to the active port of HPD)	C- = 10mE		2	6.0	
t _{sx(HPD)}	Switch time (from port select to the latest valid status of HPD)	$C_L = 10 pF$		3	6.5	ns

- 1. All typical values are at 25°C and with a 3.3V supply.
- 2. $t_{sk(0)}$ is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

Application Information

Supply Voltage

All V_{DD} pins are recommended to have a $0.1\mu F$ capacitor tied from V_{DD} to GND to filter supply noise

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI201 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

10


09-0017

All trademarks are property of their respective owners



TMDS output oscillation elimination

The TMDS inputs do not incorporate a squelch circuit. Therefore, we recommend the input to be externally biased to prevent output oscillation. One pin will be pulled high to V_{DD} with the other grounded through a 1.5KOhm resistor as shown.



TMDS Input Fail-Safe Recommendation



Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put $0.1\mu F$ decoupling capacitors on each V_{DD} pins of our part, there are four $0.1\mu F$ decoupling capacitors are put in Figure 1 with an assumption of only four V_{DD} pins on our part, if there is more or less V_{DD} pins on our Pericom parts, the number of $0.1\mu F$ decoupling capacitors should be adjusted according to the actual number of V_{DD} pins. On top of $0.1\mu F$ decoupling capacitors on each V_{DD} pins, it is recommended to put a $10\mu F$ decoupling capacitor near our part's V_{DD} , it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




Figure 1 Recommended Power Supply Decoupling Circuit Diagram



Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

Layout and Decoupling Capacitor Placement Consideration

- i. Each 0.1µF decoupling capacitor should be placed as close as possible to each V_{DD} pin.
- ii. V_{DD} and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to V_{DD} and GND planes directly.
- iv. Trace should be as wide as possible
- v. Trace should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10μF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1μF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same V_{DD} and GND planes. Since large current flowing on our V_{DD} or GND planes will generate a potential variation on the V_{DD} or GND of our part.





Figure 2 Layout and Decoupling Capacitor Placement Diagram



Package Mechanical: 56-pin, Low Profile Quad Flat Package (ZF56)



08-0208

Ordering Information

Ordering Code	Package Code	Package Description
PI3HDMI201ZFE	ZF	56-pin, Pb-free & Green TQFN

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel

All trademarks are property of their respective owners.

• HDMI & DeepColor are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com