#### **Ordering Information 1**

Part Number	Memory		Maximum number of I\O's
	Flash (KB)	SRAM (KB)	
MKL02Z8VFG4	8	1	14
MKL02Z16VFG4	16	2	14
MKL02Z32VFG4	32	4	14
MKL02Z16VFK4	16	2	22
MKL02Z32VFK4	32	4	22
MKL02Z16VFM4	16	2	28
MKL02Z32VFM4	32	4	28

1. To confirm current availability of ordererable part numbers, go to <a href="http://www.nxp.com">http://www.nxp.com</a> and perform a part number search.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL0XPB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL02P32M48SF0RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL02P32M48SF0 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_xN33H <sup>2</sup>
Package	Package dimensions are provided in package drawings.	QFN 16-pin: 98ASA00525D1
drawing		QFN 24-pin: 98ASA00474D <sup>1</sup>
		QFN 32-pin: 98ASA00473D1

- 1. To find the associated resource, go to http://www.nxp.com and perform a search using this term.
- 2. To find the associated resource, go to <a href="http://www.nxp.com">http://www.nxp.com</a> and perform a search using this term with the "x" replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.

#### **Kinetis KL02 Family** System ARM Cortex-M0+ Memories and Clocks Memory Interfaces Core Internal Frequencywatchdog locked loop Debug Program interfaces flash Low **BME** frequency oscillator Interrupt **RAM** controller Internal reference clocks MTB Security Communication Human-Machine Analog **Timers** and Integrity Interfaces Interface (HMI) Internal 12-bit ADC Timers watchdog 2x2ch GPIOs with interrupt х1 I<sup>2</sup>C x2 Analog comparator x1 Low Power Timer Low power **UART** x1 6-bit DAC SPI х1

Figure 1. Functional block diagram

## **Table of Contents**

1	Rat	tings5		3.6 Analog	24
	1.1	Thermal handling ratings5		3.6.1 ADC electrical specifications	24
	1.2	Moisture handling ratings5		3.6.2 CMP and 6-bit DAC electrical specifications	27
	1.3	ESD handling ratings5		3.7 Timers	29
	1.4	Voltage and current operating ratings5		3.8 Communication interfaces	29
2	Ger	neral6		3.8.1 SPI switching specifications	29
	2.1	AC electrical characteristics6		3.8.2 Inter-Integrated Circuit Interface (I2C) timing.	33
	2.2	Nonswitching electrical specifications6		3.8.3 UART	35
		2.2.1 Voltage and current operating requirements 7	4	Dimensions	35
		2.2.2 LVD and POR operating requirements7		4.1 Obtaining package dimensions	35
		2.2.3 Voltage and current operating behaviors8	5	Pinout	36
		2.2.4 Power mode transition operating behaviors 9		5.1 KL02 signal multiplexing and pin assignments	36
		2.2.5 Power consumption operating behaviors 10		5.2 KL02 pinouts	37
		2.2.6 EMC radiated emissions operating behaviors 15	6	Ordering parts	40
		2.2.7 EMC Radiated Emissions Web Search		6.1 Determining valid orderable parts	40
		Procedure boilerplate16	7	Part identification	40
		2.2.8 Capacitance attributes		7.1 Description	40
	2.3	Switching specifications		7.2 Format	41
		2.3.1 Device clock specifications		7.3 Fields	41
		2.3.2 General switching specifications		7.4 Example	41
	2.4	Thermal specifications	8	Small package marking	42
		2.4.1 Thermal operating requirements	9	Terminology and guidelines	42
		2.4.2 Thermal attributes		9.1 Definition: Operating requirement	42
3	Per	ripheral operating requirements and behaviors18		9.2 Definition: Operating behavior	43
	3.1	Core modules		9.3 Definition: Attribute	43
		3.1.1 SWD electricals		9.4 Definition: Rating	43
	3.2	System modules		9.5 Result of exceeding a rating	44
	3.3	Clock modules		9.6 Relationship between ratings and operating	
		3.3.1 MCG specifications20		requirements	44
		3.3.2 Oscillator electrical specifications21		9.7 Guidelines for ratings and operating requirements	
	3.4	Memories and memory interfaces		9.8 Definition: Typical value	
		3.4.1 Flash electrical specifications22		9.9 Typical value conditions	
	3.5	Security and integrity modules24	10	Revision history	47

## 1 Ratings

### 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.2 Moisture handling ratings

Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

 Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

### 1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

### 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30 pF loads$
- Slew rate disabled
- Normal drive strength

## 2.2 Nonswitching electrical specifications

### 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	_
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	_
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	_
V <sub>IH</sub>	Input high voltage				_
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				_
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	0.06 × V <sub>DD</sub>	_	V	_
I <sub>ICIO</sub>	IO pin negative DC injection current—single pin $ \bullet \ \ V_{IN} < V_{SS} - 0.3V $	-3	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins	25		mΛ	_
	Negative current injection	<b>–25</b>	_	mA	
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	2
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	_

All I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>IO\_MIN</sub> (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V<sub>IO\_MIN</sub> - V<sub>IN</sub>)/II<sub>ICIO</sub>I.

### 2.2.2 LVD and POR operating requirements

Table 6.  $V_{DD}$  supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	_
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1

<sup>2.</sup> Open drain outputs must be pulled to V<sub>DD</sub>.

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW1H</sub>	Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	• Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	• Level 3 falling (LVWV = 10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	_
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	_
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	• Level 2 falling (LVWV = 01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	• Level 3 falling (LVWV = 10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	_
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	_
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	_

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

# 2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad (except RESET)				1, 2
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = −5 mA	$V_{DD} - 0.5$	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -2.5 mA	V <sub>DD</sub> – 0.5	_	V	
V <sub>OH</sub>	Output high voltage — High drive pad (except RESET)				1, 2
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -20 mA	$V_{DD} - 0.5$	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = −10 mA	V <sub>DD</sub> – 0.5	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	_
V <sub>OL</sub>	Output low voltage — Normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 2.5 \text{ mA}$	_	0.5	V	

Table 7. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OL</sub>	Output low voltage — High drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 10 mA	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	_
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μА	3
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μΑ	3
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	41	μА	3
l <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μA	_
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	4

<sup>1.</sup> PTA12, PTA13, PTB0 and PTB1 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx→RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

Table 8. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	1
	• VLLS0 → RUN	_	95	115	μs	

<sup>2.</sup> The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.

<sup>3.</sup> Measured at  $V_{DD} = 3.6 \text{ V}$ 

<sup>4.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

Table 8. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	
	• VLLS1 → RUN	_	93	115	μs	
	• VLLS3 → RUN					
		_	42	53	μs	
	• VLPS → RUN					
			4	4.4	μs	
	• STOP → RUN					
		_	4	4.4	μs	

<sup>1.</sup> Normal boot (FTFA\_FOPT[LPBOOT]=11).

### 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Table 9. Power consumption operating behaviors

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUNCO</sub>	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V	_	3.6	4	mA	2
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	-	4.3	4.6	mA	2
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz	at 25 °C	4.8	5	mA	2, 3
	bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	at 125 °C	5	5.2	mA	
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	2.3	2.6	mA	2
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	1.8	2.1	mA	2
I <sub>DD_PSTOP2</sub>	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus, at 3.0 V	_	1.3	1.5	mA	2

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DD_VLPRCO</sub>	Very low power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash, at 3.0 V	_	145	198	μA	4
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	165	217	μA	4
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	_	185	237	μA	3, 4
I <sub>DD_VLPW</sub>	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	86	141	μA	4
$I_{DD\_STOP}$	Stop mode current at 3.0 V	at 25 °C	230	268	μΑ	_
		at 50 °C	238	301	μΑ	
		at 70 °C	259	307	μΑ	
		at 85 °C	290	352	μΑ	
		at 105 °C	341	437	μΑ	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V	at 25 °C	2.3	2.3 4.28 μA	_	
		at 50 °C	4.75	8.29	μΑ	
		at 70 °C	10.1	17.63	μΑ	
		at 85 °C	20.23	33.55	μΑ	
		at 105 °C	40.54	64.75	μΑ	
$I_{DD\_VLLS3}$	Very low-leakage stop mode 3 current at	at 25 °C	1.12	1.33	μΑ	_
	3.0 V	at 50 °C	1.59	2.12	μΑ	
		at 70 °C	2.81	3.57	μΑ	
		at 85 °C	5.26	6.45	μΑ	
		at 105 °C	10.82	13.59	μΑ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at	at 25 °C	0.58	0.69	μΑ	_
	3.0 V	at 50 °C	0.9	1.04	μΑ	
		at 70 °C	1.68	2.02	μΑ	
		at 85 °C	3.51	4.05	μΑ	
		at 105 °C	7.89	9.42	μΑ	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current	at 25 °C	0.3	0.4	μΑ	
	(SMC_STOPCTRL[PORPO] = 0) at 3.0 V	at 50 °C	0.62	0.75	μΑ	
		at 70 °C	1.38	1.71	μA	
		at 85 °C	3.16	3.71	μΑ	
		at 105 °C	7.44	8.98	μΑ	

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current	at 25 °C	0.12	0.23	μΑ	5
	(SMC_STOPCTRL[PORPO] = 1) at 3.0 V	at 50 °C	0.44	0.58	μΑ	
		at 70 °C	1.21	1.55	μΑ	
		at 85 °C	3.01	3.57	μΑ	
		at 105 °C	7.34	8.89	μΑ	

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. MCG configured for FEI mode.
- 3. Incremental current consumption from peripheral activity is not included.
- 4. MCG configured for BLPI mode.
- 5. No brownout.

Table 10. Low power mode peripheral adders — typical value

Symbol	Description			T	empera	ature (°0	C)		Unit
			-40	25	50	70	85	105	
IREFSTEN4MHz	4 MHz internal reference clock Measured by entering STOP o with 4 MHz IRC enabled.		56	56	56	56	56	56	μΑ
I <sub>IREFSTEN32KHz</sub>	32 kHz internal reference clock Measured by entering STOP n 32 kHz IRC enabled.		52	52	52	52	52	52	μA
I <sub>EREFSTEN32KHz</sub>	External 32 kHz crystal clock	VLLS1	440	490	540	560	570	580	nA
	adder by means of the OSC0_CR[EREFSTEN and	VLLS3	440	490	540	560	570	580	
	EREFSTEN] bits. Measured	VLPS	510	560	560	560	610	680	
	by entering all modes with the crystal enabled.	STOP	510	560	560	560	610	680	
I <sub>CMP</sub>	CMP peripheral adder measur the device in VLLS1 mode with using the 6-bit DAC and a sing input for compare. Includes 6-b consumption.	CMP enabled le external	22	22	22	22	22	22	μА
luart	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μА
I <sub>TPM</sub>	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	86	μΑ

Table 10. Low power mode peripheral adders — typical value (continued)

Symbol	Description			T	empera	ature (°	Unit		
			-40	25	50	70	85	105	
	clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	287	
I <sub>BG</sub>	Bandgap adder when BGEN b device is placed in VLPx, or VL		45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining measured values at V <sub>DD</sub> and V the device in STOP or VLPS or configured for low power mode internal clock and continuous of	DDA by placing lode. ADC is using the	366	366	366	366	366	366	μА

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode current vs. core frequency

## 2.2.6 EMC radiated emissions operating behaviors

Table 11. EMC radiated emissions operating behaviors for 32-pin QFN package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	7	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	6	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	4	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	4	dΒμV	
$V_{RE\_IEC}$	IEC level	0.15-1000	N	_	2, 3

1. Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 32.768 \,\text{kHz}$  (crystal),  $f_{SYS} = 48 \,\text{MHz}$ ,  $f_{BUS} = 24 \,\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

## 2.2.7 EMC Radiated Emissions Web Search Procedure boilerplate

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.nxp.com.
- 2. Perform a keyword search for "EMC design"

### 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance	_	7	pF

### 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit				
	Normal run mode							
f <sub>SYS</sub>	System and core clock	_	48	MHz				
f <sub>BUS</sub>	Bus clock	_	24	MHz				
f <sub>FLASH</sub>	Flash clock	_	24	MHz				
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz				
	VLPR and VLPS modes <sup>1</sup>							
f <sub>SYS</sub>	System and core clock	_	4	MHz				
f <sub>BUS</sub>	Bus clock	_	1	MHz				
f <sub>FLASH</sub>	Flash clock	_	1	MHz				
f <sub>LPTMR</sub>	LPTMR clock <sup>2</sup>	_	24	MHz				
f <sub>ERCLK</sub>	External reference clock	_	32.768	kHz				
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz				
f <sub>TPM</sub>	TPM asynchronous clock	_	8	MHz				

Table 13. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit
f <sub>UART0</sub>	UART0 asynchronous clock	-	8	MHz

- The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.
- 2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

### 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 14. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled)  — Synchronous path	1.5	_	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise and fall time	_	36	ns	3

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. 75 pF load

### 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + \theta_{JA} \times$  chip power dissipation.

### 2.4.2 Thermal attributes

Table 16. Thermal attributes

Board type	Symbol	Description	16 QFN	24 QFN	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	141	114	101	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	55	42	35	°C/W	
Single-layer (1S)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	120	96	84	°C/W	
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	49	36	30	°C/W	
_	R <sub>eJB</sub>	Thermal resistance, junction to board	27	19	15	°C/W	2
_	R <sub>eJC</sub>	Thermal resistance, junction to case	20	3.4	3.4	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	23	15	11	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			

Table 17. SWD full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

## 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules

### 3.3.1 MCG specifications

Table 18. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>		frequency (slow clock) — nominal V <sub>DD</sub> and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference user trimmed	frequency (slow clock) —	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	frequency at fixed	med average DCO output voltage and temperature — I] and C4[SCFTRIM]	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$		trimmed average DCO output Itage and temperature	_	+0.5/-0.7	± 3	%f <sub>dco</sub>	1, 2
Δf <sub>dco_t</sub>		trimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f <sub>dco</sub>	1, 2
f <sub>intf_ft</sub>		frequency (fast clock) — nominal V <sub>DD</sub> and 25 °C	_	4	_	MHz	
Δf <sub>intf_ft</sub>	(fast clock) over te	on of internal reference clock emperature and voltage — nominal V <sub>DD</sub> and 25 °C	_	+1/-2	± 3	%f <sub>intf_ft</sub>	2
f <sub>intf_t</sub>	Internal reference trimmed at nomina	frequency (fast clock) — user al V <sub>DD</sub> and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external c	lock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		FI	_L				
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00) $640 \times f_{\text{fll\_ref}}$	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01) $1280 \times f_{fil\_ref}$	40	41.94	48	MHz	
f <sub>dco_t_DMX3</sub>	DCO output frequency	Low range (DRS = 00)	_	23.99	_	MHz	5, 6

Table 18. MCG specifications (contin	nued)
--------------------------------------	-------

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
		$732 \times f_{fll\_ref}$					
		Mid range (DRS = 01)	_	47.97	_	MHz	
		1464 × f <sub>fll_ref</sub>					
J <sub>cyc_fll</sub>	FLL period jitter		_	180	_	ps	7
	• f <sub>VCO</sub> = 48 M	Hz					
t <sub>fll_acquire</sub>	FLL target frequer	ncy acquisition time	_	_	1	ms	8

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V<sub>DD</sub> and 25 °C, f<sub>ints ft</sub>.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
Су	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	

Table 19. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1. V<sub>DD</sub>=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x, C_y$  can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.2.2 Oscillator frequency specifications Table 20. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_		_	ms	1, 2
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_		_	ms	

<sup>1.</sup> Proper PC board layout procedures must be followed to achieve specifications.

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 21. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	_	52	452	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	0.5	ms	_
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	61	500	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

# 3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.4 Reliability specifications

#### Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes			
Program Flash									
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_			
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2			

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

### 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

### 3.6 Analog

### 3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

# 3.6.1.1 12-bit ADC operating conditions Table 25. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	_
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
$V_{REFH}$	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	3
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	_	$V_{REFH}$	V	_
C <sub>ADIN</sub>	Input capacitance	8-bit / 10-bit / 12-bit modes	_	4	5	pF	_
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	_

Cycling endurance represents number of program/erase cycles at -40 °C ≤ T<sub>i</sub> ≤ 125 °C.

Table 25.	12-bit ADC	operating	conditions	(continued)
-----------	------------	-----------	------------	-------------

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
R <sub>AS</sub>	Analog source resistance (external)	12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	4
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 12-bit mode	1.0	_	18.0	MHz	5
C <sub>rate</sub>	ADC conversion rate	≤ 12-bit modes  No ADC hardware averaging  Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	6

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
- 4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</p>
- 5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 7. ADC input impedance equivalency diagram

#### 12-bit ADC electrical characteristics 3.6.1.2

Table 26. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC =	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	0	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
	ologik godinog	• ADLPC = 1, ADHSC =	3.0	5.2	7.3	MHz	
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	4.4	6.2	9.5	MHz	
		• ADLPC = 0, ADHSC = 1					
	Sample Time	See Reference Manual chapte	r for sample	times			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	y	• <12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<ul> <li>&lt;12-bit modes</li> </ul>	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization error	12-bit modes	_	_	±0.5	LSB <sup>4</sup>	
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	6
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	6

<sup>1.</sup> All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 2. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. ADC conversion clock < 3 MHz




Figure 8. Typical ENOB vs. ADC\_CLK for 12-bit single-ended mode

## 3.6.2 CMP and 6-bit DAC electrical specifications

Table 27. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μА
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V

Table 27. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to V<sub>DD</sub>=0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3.  $1 LSB = V_{reference}/64$




Figure 9. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 10. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

### 3.7 Timers

See General switching specifications.

### 3.8 Communication interfaces

### 3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to  $20\%~V_{DD}$  and  $80\%~V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Table 28. SPI master mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x	ns	2
				t <sub>periph</sub>		
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	1024 x	ns	_
				t <sub>periph</sub>		
6	t <sub>SU</sub>	Data setup time (inputs)	20	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0		ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	12	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).


Table 29. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x	ns	2
				t <sub>periph</sub>		
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> – 30	1024 x	ns	_
				t <sub>periph</sub>		
6	t <sub>SU</sub>	Data setup time (inputs)	96	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	52	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>Fl</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).


<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 11. SPI master mode timing (CPHA = 0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 12. SPI master mode timing (CPHA = 1)

Table 30. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>		ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	1

Table 30. SPI slave mode timing on slew rate disabled pads (continued)

Num.	Symbol	Description	Min.	Max.	Unit	Note
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> – 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	3	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	t <sub>a</sub>	Slave access time	23	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	23	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25.7	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state

Table 31. SPI slave mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	ta	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	122	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state




Figure 13. SPI slave mode timing (CPHA = 0)




Figure 14. SPI slave mode timing (CPHA = 1)

### 3.8.2 Inter-Integrated Circuit Interface (I2C) timing

Table 32. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Unit	
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100 <sup>1</sup>	0	400 <sup>2</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>3</sup>	3.45 <sup>4</sup>	0 <sup>5</sup>	0.9 <sup>3</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>6</sup>	_	100 <sup>4</sup> , <sup>7</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>8</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

- 1. The PTB3 and PTB4 pins can support only the Standard mode.
- 2. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can be achieved only when using the normal drive pins and VDD ≥ 2.7 V.
- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 4. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 5. Input signal Slew = 10 ns and Output Load = 50 pF
- 6. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 7. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.
- 8.  $C_b = total$  capacitance of the one bus line in pF.

Table 33. I <sup>2</sup>C 1Mbit/s timing

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1</sup>	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	$t_{LOW}$	0.5	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs

Characteristic	Symbol	Minimum	Maximum	Unit
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>2</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

Table 33. I<sup>2</sup>C 1Mbit/s timing (continued)

- 1. The maximum SCL clock frequency of 1 Mbit/s can support 200 pF bus loading when using the normal drive pins and VDD ≥ 2.7 V.
- 2. C<sub>b</sub> = total capacitance of the one bus line in pF.




Figure 15. Timing definition for devices on the I<sup>2</sup>C bus

#### 3.8.3 **UART**

See General switching specifications.

### 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

#### **Pinout**

If you want the drawing for this package	Then use this document number	
16-pin QFN	98ASA00525D	
24-pin QFN	98ASA00474D	
32-pin QFN	98ASA00473D	

### 5 Pinout

### 5.1 KL02 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

PTB3 and PTB4 are true open drain pins. To use these pins as outputs, you must use an external pullup resistor to make them output correct values when using I2C, GPIO, and UARTO.

32 QFN	24 QFN	16 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
1	1	-	PTB6/ IRQ_2/ LPTMR0_ALT3	DISABLED		PTB6/ IRQ_2/ LPTMR0_ALT3	TPM1_CH1	TPM_CLKIN1
2	2	-	PTB7/ IRQ_3	DISABLED		PTB7/ IRQ_3	TPM1_CH0	
3	3	1	VDD	VDD	VDD			
4	3	1	VREFH	VREFH	VREFH			
5	4	2	VREFL	VREFL	VREFL			
6	4	2	VSS	VSS	VSS			
7	5	3	PTA3	EXTAL0	EXTAL0	PTA3	I2C0_SCL	I2C1_SDA
8	6	4	PTA4	XTAL0	XTAL0	PTA4	I2C0_SDA	I2C1_SCL
9	7	5	PTA5	DISABLED		PTA5	TPM0_CH1	SPI0_SS_b
10	8	6	PTA6	DISABLED		PTA6	TPM0_CH0	SPI0_MISO
11	_	_	PTB8	ADC0_SE11	ADC0_SE11	PTB8		
12	_	_	PTB9	ADC0_SE10	ADC0_SE10	PTB9		
13	9	_	PTB10	ADC0_SE9	ADC0_SE9	PTB10	TPM0_CH1	
14	10	_	PTB11	ADC0_SE8	ADC0_SE8	PTB11	TPM0_CH0	
15	11	7	PTA7/ IRQ_4	ADC0_SE7	ADC0_SE7	PTA7/ IRQ_4	SPI0_MISO	SPI0_MOSI

32 QFN	24 QFN	16 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
16	12	8	PTB0/ IRQ_5	ADC0_SE6	ADC0_SE6	PTB0/ IRQ_5	EXTRG_IN	SPI0_SCK
17	13	9	PTB1/ IRQ_6	ADC0_SE5/ CMP0_IN3	ADC0_SE5/ CMP0_IN3	PTB1/ IRQ_6	UARTO_TX	UARTO_RX
18	14	10	PTB2/ IRQ_7	ADC0_SE4	ADC0_SE4	PTB2/ IRQ_7	UARTO_RX	UARTO_TX
19	15	-	PTA8	ADC0_SE3	ADC0_SE3	PTA8	I2C1_SCL	
20	16	-	PTA9	ADC0_SE2	ADC0_SE2	PTA9	I2C1_SDA	
21	_	-	PTA10/ IRQ_8	DISABLED		PTA10/ IRQ_8		
22	_	-	PTA11/ IRQ_9	DISABLED		PTA11/ IRQ_9		
23	17	11	PTB3/ IRQ_10	DISABLED		PTB3/ IRQ_10	12C0_SCL	UARTO_TX
24	18	12	PTB4/ IRQ_11	DISABLED		PTB4/ IRQ_11	I2C0_SDA	UARTO_RX
25	19	13	PTB5/ IRQ_12	NMI_b	ADC0_SE1/ CMP0_IN1	PTB5/ IRQ_12	TPM1_CH1	NMI_b
26	20	-	PTA12/ IRQ_13/ LPTMR0_ALT2	ADC0_SE0/ CMP0_IN0	ADC0_SE0/ CMP0_IN0	PTA12/ IRQ_13/ LPTMR0_ALT2	TPM1_CH0	TPM_CLKIN0
27	-	_	PTA13	DISABLED		PTA13		
28	_	-	PTB12	DISABLED		PTB12		
29	21	_	PTB13	ADC0_SE13	ADC0_SE13	PTB13	TPM1_CH1	
30	22	14	PTA0/ IRQ_0	SWD_CLK	ADC0_SE12/ CMP0_IN2	PTA0/ IRQ_0	TPM1_CH0	SWD_CLK
31	23	15	PTA1/ IRQ_1/ LPTMR0_ALT1	RESET_b		PTA1/ IRQ_1/ LPTMR0_ALT1	TPM_CLKIN0	RESET_b
32	24	16	PTA2	SWD_DIO		PTA2	CMP0_OUT	SWD_DIO

## 5.2 KL02 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see KL02 signal multiplexing and pin assignments.




Figure 16. KL02 32-pin QFN pinout diagram




Figure 17. KL02 24-pin QFN pinout diagram




Figure 18. KL02 16-pin QFN pinout diagram

### 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the Web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: PKL02 and MKL02

### 7 Part identification

### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 34. Part number fields descriptions

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KL##	Kinetis family	• KL02
Α	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	<ul> <li>8 = 8 KB</li> <li>16 = 16 KB</li> <li>32 = 32 KB</li> </ul>
R	Silicon revision	<ul><li>(Blank) = Main</li><li>A = Revision after main</li></ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>FG = 16 QFN (3 mm x 3 mm)</li> <li>FK = 24 QFN (4 mm x 4 mm)</li> <li>FM = 32 QFN (5 mm x 5 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	• 4 = 48 MHz
N	Packaging type	<ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>

## 7.4 Example

This is an example part number:

MKL02Z8VFG4

## 8 Small package marking

In order to save space, small package devices use special marking on the chip.

QFSFF(TP)

Table 35. Small package marking

Field	Description	Values
Q	Qualification status	• M = M • P = P
FS	Kinetis family and CPU frequency	• (0)2T = KL02, 48 MHz of CPU
FF	Program flash memory size	<ul> <li>3 = 8 KB</li> <li>4 = 16 KB</li> <li>5 = 32 KB</li> </ul>
TP	Temperature range (°C) and package	<ul> <li>V = -40 to 105, 24 or 32 QFN</li> <li>blank = -40 to 105, 16 QFN</li> </ul>

For example:

M2T4 = MKL02Z16VFG4

M02T4V = MKL02Z16VFK4

## 9 Terminology and guidelines

## 9.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 9.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

### 9.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### **9.2.1 Example**

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
1	Digital I/O weak pullup/ pulldown current	10	130	μΑ

### 9.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### **9.3.1 Example**

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

### 9.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

## **9.4.1 Example**


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 9.5 Result of exceeding a rating



### 9.6 Relationship between ratings and operating requirements



### 9.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 9.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


### 9.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 9.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 9.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Table 36. Typical value conditions

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

## 10 Revision history

The following table provides a revision history for this document.

Table 37. Revision history

Rev. No.	Date	Substantial Changes	
2	05/2013	Public release.	
2.1	07/2013	Removed the specification on OSCERCLK (4 MHz external crystal) because KL02 does not support it.	
3	3/2014	<ul> <li>Updated the front page and restructured the chapters</li> <li>Added a note to the I<sub>LAT</sub> in the ESD handling ratings</li> <li>Updated table title in the Voltage and current operating ratings</li> <li>Updated Voltage and current operating requirements</li> <li>Updated footnote to the V<sub>OH</sub> in the Voltage and current operating behaviors</li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Capacitance attributes</li> <li>Updated the Device clock specifications</li> <li>Added Inter-Integrated Circuit Interface (I2C) timing</li> </ul>	
4	08/2014	<ul> <li>Updated related source and added block diagram in the front page</li> <li>Updated Power consumption operating behaviors</li> <li>Updated t<sub>SU</sub> and t<sub>v</sub> in Table 28, t<sub>SU</sub>, t<sub>dis</sub>, t<sub>v</sub> in Table 30</li> <li>Updated the note in KL02 signal multiplexing and pin assignments</li> </ul>	
5	08/2017	<ul> <li>Added a note in the Thermal operating requirements</li> <li>Added I2C 1 Mbit/s timing table and a footnote to the f<sub>SCL</sub> of the I2C timing table in the Inter-Integrated Circuit Interface (I2C) timing.</li> </ul>	



How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012-2017 NXP B.V.

Document Number KL02P32M48SF0 Revision 5 08/2017



