### **Ordering Information**

Part Number	Marking	Configuration	Junction Temp. Range	Package	Lead Finish
MIC44F18YML	D12	Non-Inverting	-40°C to 125°C	2x2 MLF-8	Pb-Free
MIC44F18YMME		Non-Inverting	-40°C to 125°C	ePAD MSOP-8	Pb-Free
MIC44F19YML	D13	Inverting Output high when disabled	-40°C to 125°C	2x2 MLF-8	Pb-Free
MIC44F19YMME		Inverting Output high when disabled	-40°C to 125°C	ePAD MSOP-8	Pb-Free
MIC44F20YML	D14	Inverting Output low when disabled	-40°C to 125°C	2x2 MLF-8	Pb-Free
MIC44F20YMME		Inverting Output low when disabled	-40°C to 125°C	ePAD MSOP-8	Pb-Free

#### Note:

### **Pin Configuration**



### **Pin Description**

Pin Number	Pin Name	Pin Function
1,8	OUT	Driver Output
2	VDD	Supply Input
3	NC	No Connect
4	IN	Input (Input): Logic high produces a high output voltage for the MIC44F18 and a low output voltage for the MIC44F19/20. Logic low produces a low output voltage for the MIC44F18 and a high output voltage for the MIC44F19/20.
5	EN/UVLO	EN / Under-Voltage Lockout (Input): Pulling this pin below low disables the driver. When disabled, the output is in the off state (low for the MIC44F18/20 and high for the MIC44F19). Floating this pin enables the driver and the UVLO circuitry when V <sub>DD</sub> reaches the UVLO threshold. A resistor divider can set a different UVLO threshold voltage as shown on page 1 (See "Application Information" section for more details).
6,7	GND	Ground
EP	GND	Ground. Exposed Backside Pad.

<sup>1.</sup> Over bar symbol may not be to scale.

# Logic Table

EN/UVLO	INI	MIC44F18	MIC44F19	MIC44F20
EN/UVLO	IN	OUTPUT OUTPUT		OUTPUT
0	0	LOW	HI	LOW
0	1	LOW	HI	LOW
1	0	LOW	HI	HI
1	1	HI	LOW	LOW

# Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>dd</sub> )	14V
UVLO/Enable Voltage (V <sub>UVLO/EN</sub> )	
Input Voltage $(V_{IN})$ $(V_S + 0.1V)$ to $(V_S + 0.1V)$	GND-5V)
Output Voltage (V <sub>OUT</sub> )	14V
Junction Temperature (T <sub>J</sub> )	150°C
Ambient Storage Temperature (T <sub>dd</sub> )65°C to	> +150°C
Lead Temperature (10 sec)	300°C
ESD Rating, Note 3	
Pins 1,2,3,5,6,7,8	2KV
Pin 4	500V

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>dd</sub> )	4.5V to 13.2V
Package Thermal Impedance	
ePAD MSOP-8 (θ <sub>JA</sub> )	78°C/W
2x2 MLF-8L (θ <sub>JA</sub> )	93°C/W
Operating Junction Temperature (T.	)125°C

## Electrical Characteristics<sup>(4)</sup>

 $4.5V \le V_{dd} \le 13.2V$ ;  $C_L = 1000pf$ ;  $T_A = 25^{\circ}C$ , **bold** values indicate  $-40^{\circ}C \le T_j \le +125^{\circ}C$ , unless noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units		
Power Su	Power Supply							
$V_{dd}$	Supply Voltage Range		4.5		13.2	V		
Is	High Output Quiescent Current	V <sub>IN</sub> = 5V (MIC44F18), V <sub>IN</sub> = 0V (MIC44F19/20)			2.5	mA		
	Low Output Quiescent Current	V <sub>IN</sub> = 0V (MIC44F18), V <sub>IN</sub> = 5V (MIC44F19/20)			2.5	mA		
I <sub>SD</sub>	Shutdown Current	V <sub>EN</sub> = 0V			200	μA		
EN/UVLO			<b>"</b>		1			
V <sub>EN</sub>	Enable Threshold		1.3	1.4	1.5	V		
	Enable Hysteresis			120		mV		
\/	Under-Voltage Lockout	V <sub>EN</sub> = open	3.6	4.2	4.4	V		
$V_{\text{UVLO}}$	Threshold (Internally Set)	V <sub>DD</sub> rising	3.0	4.2	4.4			
	UVLO Hysteresis			370		mV		
V <sub>UVLO</sub>	Under-Voltage Lockout Threshold (Externally Set)	V <sub>DD</sub> rising	V <sub>EN</sub> (MAX)		$V_{dd}$	V		
Input								
V <sub>IN</sub>	Input Voltage Range	Steady State Voltage (note 5)	0		Vdd			
V <sub>IH</sub>	Logio 1 Input Voltago	T <sub>A</sub> = 25°C (+/-5%)	1.615	1.7	1.785	V		
	Logic 1 Input Voltage	Over temperature range (+/-10%)	1.53	1.7	1.87	V		
V <sub>IL</sub>	Logic 0 Input Voltage	T <sub>A</sub> = 25°C (+/-5%)	1.45	1.53	1.607	V		
VIL	Logic o iriput voltage	Over temperature range (+/-10%)	1.377	1.53	1.683	V		
I <sub>IN</sub>	Input Current	4.5V <u>&lt;</u> V <sub>IN</sub> <u>&lt;</u> 10V			5	μΑ		

### **Electrical Characteristics (Continued)**


 $4.5V \le V_{dd} \le 13.2V$ ;  $C_L = 1000pf$ ;  $T_A = 25^{\circ}C$ , **bold** values indicate  $-40^{\circ}C \le T_j \le +125^{\circ}C$ , unless noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Output			<u>.</u>			
V <sub>OH</sub>	High Output Voltage	See Figure 1	V <sub>S</sub> - 0.025			V
V <sub>OL</sub>	Low Output Voltage	See Figure 1			0.025	V
Ro	Output Resistance, Output High	I <sub>OUT</sub> = 100mA, V <sub>dd</sub> = 12V I <sub>OUT</sub> = 100mA, V <sub>dd</sub> = 5V			2	Ω
	Output Resistance, Output Low	I <sub>OUT</sub> = 100mA, V <sub>dd</sub> = 12V I <sub>OUT</sub> = 100mA, V <sub>dd</sub> = 5V			2 3	Ω
I <sub>PEAK</sub>	Peak Output Sink Current	V <sub>dd</sub> = 12V	6			Α
	Peak Output Source Current	V <sub>S</sub> = 12V	6			Α
I <sub>R</sub>	Latch-Up Protection Withstand Reverse Current		>500			mA
Switching	Time				•	
t <sub>R</sub>	Rise Time	V <sub>S</sub> = 12V, C <sub>L</sub> =1000pF See Timing Diagram		10	20	ns
t <sub>F</sub>	Fall Time	V <sub>S</sub> = 12V, C <sub>L</sub> =1000pF See Timing Diagram		10	20	ns
t <sub>D1</sub>	Delay Time	V <sub>S</sub> = 12V, C <sub>L</sub> =1000pF See Timing Diagram		15	35	ns
t <sub>D2</sub>	Delay Time	V <sub>S</sub> = 12V, C <sub>L</sub> =1000pF See Timing Diagram		13	35	ns
t <sub>PW</sub>	Pulse Width	V <sub>S</sub> = 12V See Timing Diagram	50			ns
f <sub>MAX</sub>	Maximum Input Frequency	V <sub>S</sub> = 12V See Timing Diagram 2		Note 6		MHz


#### Notes:


- 1. Exceeding the absolute maximum rating may damage the device.
- 2. The device is not guaranteed to function outside its operating rating.
- 3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF.
- 4. Specification for packaged product only.
- 5. The device is protected from damage when -5V< Vin< 0V. However, 0V is the recommended minimum continuous V<sub>IL</sub> voltage. See the applications section for additional information.
- 6. See applications section for information on the maximum operating frequency.


### **Typical Characteristics**





































### **Typical Characteristics cont.**



















### **Timing Diagram**





### **Functional Diagram**




Figure 1. MIC44F18/19/20 Functional Block Diagram

### **Functional Description**

The MIC44F18/19/20 family of drivers are high speed, high current drivers that are designed to drive P-channel and N-channel MOSFETs. The drivers come in both inverting and non-inverting versions. The block diagram of the MIC44Fxx driver is shown in Figure 1.

The MIC44F18 is a non-inverting driver. When disabled, the VOUT pin is pulled low. The MIC44F19 is an inverting driver that is optimized to drive P-channel MOSFETs. When disabled, the VOUT pin is pulled high, which turns off the P-channel MOSFET. The MIC44F20 is an inverting driver, whose VOUT pin is pulled low when disabled. This allows it to drive an N-channel MOSFETs and turn it off when the driver is disabled. The logic table below summarizes the driver operation.

EN/UVL O	IN	MIC44F18 OUTPUT	MIC44F19 OUTPUT	MIC44F20 OUTPUT
0	0	LOW	HI	LOW
0	1	LOW	HI	LOW
1	0	LOW	HI	HI
1	1	HI	LOW	LOW

#### Startup and UVLO

The UVLO circuit disables the output until the  $V_{\text{DD}}$  supply voltage exceeds the UVLO threshold. Hysteresis in the UVLO circuit prevents noise and finite circuit impedance from causing chatter during turn-on and turn-off.

As shown in figure 2, with the EN/UVLO pin open, an internal resistor divider senses the  $V_{DD}$  voltage and the UVLO threshold is set at the minimum operating voltage of the driver. The driver can be set to turn on at a higher voltage by adding an external resistor to the UVLO pin.

With an external divider, the  $V_{DD}$  turn on (rising  $V_{DD}$ ) threshold is calculated as:

$$V_{DDenable} = V_{TH} \times \left[ 1 + \frac{R1}{R2} \right]$$

$$V_{DDhysteresis} = V_{Hyst} \times \left[1 + \frac{R1}{R2}\right]$$

where:  $V_{TH} = Enable Threshold Voltage$ 

VDD<sub>Hysteresis</sub> = Hysteresis Voltage at the VDD pin

 $V_{Hvst} = EnableHysteresisVoltage$ 

Because the external resistors are parallel with the internal resistors, it is important to keep the value of the external resistors at least 10 times lower than the typical values of the internal resistors. This prevents the internal resistors from affecting the accuracy of the enable calculation as well as preventing the large tolerance of the internal resistors from affecting the tolerance of the enable voltage setting.




Figure 2. UVLO Circuit

#### **Input Stage**

The MIC44Fxx family of drivers have a high impedance, TTL compatible input stage. The tight tolerance of the input threshold makes it compatible with CMOS devices powered from any supply voltage between 3V and VDD. Hysteresis on the input pin improves noise immunity and prevents input signals with slow rise times from falsely triggering the output. The amplitude of the input voltage has no effect on the supply current draw of the driver.


The input voltage signal may go up to -5V below ground without damaging the driver or causing a latch up condition. Negative input voltages 0.7V below ground or greater will cause an increase in propagation delay.

#### **Output Driver Section**

A block diagram of the low-side driver is shown in Figure 3. Low driver impedances allow the external MOSFET to be turned on and off quickly. The rail-to-rail drive capability of the output ensures a low  $R_{\mbox{\scriptsize DSON}}$  from the external MOSFET.

Redundant Vout pins lower the driver circuit impedance, which helps increase the drive current and minimize LC circuit ringing between the MOSFET gate and driver output.

The slew rate of the output is non-adjustable and depends only on the  $V_{\text{DD}}$  voltage and how much capacitance is present at the VOUT pin. The slew rate at the MOSFET gate can be adjusted by adding a resistor between the MOSFET gate and the driver output.



**Figure 3. Output Driver Section** 

### **Application Information**

#### **Power Dissipation Considerations**

Power dissipation in the driver can be separated into two areas:

- Output driver stage dissipation
- Quiescent current dissipation used to supply the internal logic and control functions.

#### **Output Driver Stage Power Dissipation**

Power dissipation in the output driver stage is mainly caused by charging and discharging the gate to source and gate to drain capacitance of the external MOSFET. Figure 4 shows a simplified equivalent circuit of the MIC44F18 driving an external MOSFET.




Figure 4. Output Driver Stage Power Dissipation

#### Dissipation during the External MOSFET Turn-On

Energy from capacitor  $C_{\text{VDD}}$  is used to charge up the input capacitance of the MOSFET ( $C_{\text{GD}}$  and  $C_{\text{GS}}$ ). The energy delivered to the MOSFET is dissipated in the three resistive components,  $R_{\text{ON}}$ ,  $R_{\text{G}}$  and  $R_{\text{G}\_\text{FET}}$ .  $R_{\text{ON}}$  is the on resistance of the upper driver MOSFET in the MIC44F18.  $R_{\text{G}}$  is the series resistor (if any) between the driver IC and the MOSFET.  $R_{\text{G}\_\text{FET}}$  is the gate resistance of the MOSFET.  $R_{\text{G}\_\text{FET}}$  is usually listed in the power MOSFET's specifications. The ESR of capacitor  $C_{\text{B}}$  and the resistance of the connecting etch can be ignored since they are much less than  $R_{\text{ON}}$  and  $R_{\text{G}}$  FET.

The effective capacitance of  $C_{GD}$  and  $C_{GS}$  is difficult to calculate since they vary non-linearly with  $I_D$ ,  $V_{GS}$ , and  $V_{DS}$ . Fortunately, most power MOSFET specifications include a typical graph of total gate charge vs.  $V_{GS}$ . Figure 5 shows a typical gate charge curve for an arbitrary power MOSFET. This illustrates that for a gate voltage of 10V, the MOSFET requires about 23.5nC of charge.

The energy dissipated by the resistive components of the gate drive circuit during turn-on is calculated as:

$$E = \frac{1}{2} \times Ciss \times V_{GS}^2$$

but

 $Q = C \times V$ 

so

$$E = 1/2 \times Qg \times V_{GS}$$

where

Ciss is the total gate capacitance of the MOSFET




Figure 5. GATE Charge

The same energy is dissipated by  $R_{\text{OFF}}$ ,  $R_{\text{G}}$  and  $R_{\text{G_FET}}$  when the driver IC turns the MOSFET off. Assuming Ron is approximately equal to  $R_{\text{OFF}}$ , the total energy and power dissipated by the resistive drive elements is:

$$E_{DRIVER} = Q_G \times V_{GS}$$

and

$$P_{DRIVER} = Q_G \times V_{GS} \times f_S$$

Where

 $E_{\text{DRIVER}}$  is the energy dissipated per switching power

 $\ensuremath{\mathsf{P}_{\mathsf{DRIVER}}}$  is the power dissipated by switching the MOSFET on and off

Q<sub>G</sub> is the total GATE charge at V<sub>GS</sub>

 $\ensuremath{\mathsf{V}}_{\ensuremath{\mathsf{GS}}}$  is the GATE to SOURCE voltage on the MOSFET

 $\ensuremath{f_{\text{S}}}$  is the switching frequency of the GATE drive circuit

The power dissipated inside the MIC4100/4101 is equal to the ratio of  $R_{ON}$  &  $R_{OFF}$  to the external resistive losses in  $R_{G}$  and  $R_{G\_FET}$ . Letting  $R_{ON}$  =  $R_{OFF}$ , the power dissipated in the MIC44F18 due to driving the external MOSFET is:

$$Pdiss_{drive} = P_{DRIVER} \frac{R_{ON}}{R_{ON} + R_G + R_{G\_FET}}$$

#### **Supply Current Power Dissipation**

Power is dissipated in the MIC44F18 even if is there is nothing being driven. The supply current is drawn by the bias for the internal circuitry, the level shifting circuitry and shoot-through current in the output drivers. The supply current is proportional to operating frequency and the  $V_{DD}$  voltage. The typical characteristic graphs show how supply current varies with switching frequency and supply voltage.

The power dissipated by the MIC44F18 due to supply current is:

$$Pdiss_{SUPPLY} = V_{DD} \times I_{DD}$$

#### **Total Power Dissipation and Thermal Considerations**

Total power dissipation in the Driver equals the power dissipation caused by driving the external MOSFETs plus the supply current:

$$Pdiss_{TOTAL} = Pdiss_{SUPPLY} + Pdiss_{DRIVE}$$

The die temperature may be calculated once the total power dissipation is known:

$$T_J = T_A + Pdiss_{TOTAL} \times \theta_{JA}$$

Where

 $T_A$  is the Maximum ambient temperature  $T_J$  is the junction temperature (°C) Pdiss<sub>TOTAL</sub> is the power dissipation of the Driver  $\theta JC$  is the thermal resistance from junction-to-ambient air (°C/W)

The following graphs help determine the maximum gate charge that can be driven with respect to switching frequency, supply voltage and ambient temperature.

Figure 6A shows the power dissipation in the driver for different values of gate charge with  $V_{\text{DD}}$ =5V. Figure 6B shows the power dissipation at  $V_{\text{DD}}$ =12V. Figure 6C show the maximum power dissipation for a given ambient temperature for the MLF and ePad packages.

The maximum operating frequency of the driver may be limited by the maximum power dissipation of the driver package.




Figure 6A. Driver Power Dissipation




Figure 6B. Driver Power Dissipation




Figure 6C. Maximum Driver Power Dissipation

# **Propagation Delay and Delay Matching and Other Timing Considerations**

Fast propagation delay between the input and output drive waveform is desirable. It improves overcurrent protection by decreasing the response time between the control signal and the MOSFET gate drive. Minimizing propagation delay also minimizes phase shift errors in power supplies with wide bandwidth control loops.

Care must be taken to insure the input signal pulse width is greater than the minimum specified pulse width. An input signal that is less than the minimum pulse width may result in no output pulse or an output pulse whose width is significantly less than the input.

#### **Decoupling and Bootstrap Capacitor Selection**

Decoupling capacitors are required for proper operation by supplying the charge necessary to drive the external MOSFETs as well as minimizing the voltage ripple on the supply pins.

Ceramic capacitors are recommended because of their low impedance and small size. Z5U type ceramic capacitor dielectrics are not recommended due to the large change in capacitance over temperature and voltage. A minimum value of 0.1µf is required for each of the capacitors, regardless of the MOSFETs being driven. Larger MOSFETs may require larger capacitance values for proper operation. The voltage rating of the capacitors depends upon the supply voltage, ambient temperature and the voltage derating used for reliability.

Placement of the decoupling capacitors is critical. The bypass capacitor for VDD should be placed as close as possible between the VDD and VSS pins. The etch connections must be short, wide and direct. The use of a ground plane to minimize connection impedance is recommended. Refer to the section on layout and component placement for more information.

#### **Grounding, Component Placement and Circuit Layout**

Nanosecond switching speeds and ampere peak currents in and around the MOSFET driver requires proper placement and trace routing of all components. Improper placement may cause degraded noise immunity, false switching and excessive ringing.

Figure 7 shows the critical current paths when the driver outputs go high and turn on the external MOSFETs. It also helps demonstrate the need for a low impedance ground plane. Charge needed to turn-on the MOSFET gates comes from the decoupling capacitors  $C_{\text{VDD}}$ . Current in the gate driver flows from  $C_{\text{VDD}}$  through the internal driver, into the MOSFET gate and out the source. The return connection back to the decoupling capacitor is made through the ground plane. Any inductance or resistance in the ground return path causes a voltage spike or ringing to appear on the source of the MOSFET. This voltage works against the gate drive voltage and can either slow down or turn off the MOSFET during the period when it should be turned on.




Figure 7. Critical Current Paths for High Driver Outputs

Figure 8 shows the critical current paths when the driver outputs go low and turn off the external MOSFETs. Short, low impedance connections are important during turn-off for the same reasons given in the turn-on explanation. Current from the  $V_{\text{DD}}$  supply replenishes charge in the decoupling capacitor,  $C_{\text{Vdd}}.$ 





Figure 8. Critical Current Paths for High Driver Outputs


The following circuit guidelines should be adhered to for optimum circuit performance:

- 1. The  $V_{\text{CC}}$  bypass capacitor must be placed close to the VDD and ground pins. It is critical that the etch length between the decoupling capacitor and the VDD & GND pins be minimized to reduce pin inductance.
- A ground plane is recommended to minimize parasitic inductance and impedance of the return paths. The MIC44F18 family of drivers is capable of high peak currents and very fast transition times. Any impedance between the driver, the decoupling capacitors and the external MOSFET will degrade the performance of the circuit.
- Trace out the high di/dt and dv/dt paths, as shown in Figures 7 and 8 and minimize etch length and loop area for these connections. Minimizing these parameters decreases the parasitic inductance and the radiated EMI generated by fast rise and fall times.

### **Package Information**



#### 8-Pin ePad MSOP (MME)



8-Pin 2mm x 2mm MLF (ML)

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.