MAXIMUM RATINGS

| Symbol | Cha | racteristics | Value | Unit |
|------------------|--|--|--|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage | | -0.5 to +7.0 | V |
| V _{OUT} | DC Output Voltage | V _{CC} = 0 High or Low State | –0.5 to 7.0 –0.5 to V _{CC} + 0.5 | V |
| I _{IK} | Input Diode Current | | -20 | mA |
| Ι _{ΟΚ} | Output Diode Current | V_{OUT} < GND; V_{OUT} > V_{CC} | +20 | mA |
| I _{OUT} | DC Output Current, per Pin | | +25 | mA |
| I _{CC} | DC Supply Current, V_{CC} and GND | | +50 | mA |
| PD | Power Dissipation in Still Air at 85°C | SC70–5/SC–88A TSOP–5 | 150 200 | mW |
| θ_{JA} | Thermal Resistance | SC70–5/SC–88A (Note 1) TSOP–5 | 350 230 | °C/W |
| ΤL | Lead Temperature, 1 mm from Case for | r 10 Seconds | 260 | °C |
| TJ | Junction Temperature Under Bias | | + 150 | °C |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) | > 2000 > 200 N/A | V |
| ILATCHUP | Latchup Performance | Above V_{CC} and Below GND at 125°C (Note 5) | ±500 | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.


5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics | Min | Max | Unit | |
|---------------------------------|---|---|--------|-----------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 5.5 | V | |
| V _{IN} | DC Input Voltage | 0.0 | 5.5 | V | |
| V _{OUT} | DC Output Voltage | | 0.0 | V _{CC} | V |
| T _A | Operating Temperature Range | | -55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time $V_{CC} = 3.3$ $V_{CC} = 5.0$ | $\begin{array}{l} V \ \pm \ 0.3 \ V \\ V \ \pm \ 0.5 \ V \end{array}$ | 0 0 | 100 20 | ns/V |

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

| Junction Temperature °C | Time, Hours | Time, Years |
|----------------------------|-------------|-------------|
| 80 | 1,032,200 | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |






DC ELECTRICAL CHARACTERISTICS

| | | | Vcc | т | A = 25° | С | T _A ≤ | 85°C | $-55 \leq T_A$ | ≤ 125°C | |
|-----------------|--|--|--------------------------|----------------------------|-------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|------|
| Symbol | Parameter | Test Conditions | (V) | Min | Тур | Max | Min | Max | Min | Max | Unit |
| V _{IH} | Minimum High–Level Input Voltage | | 2.0 3.0 4.5 5.5 | 1.5 2.1 3.15 3.85 | | | 1.5 2.1 3.15 3.85 | | 1.5 2.1 3.15 3.85 | | V |
| V _{IL} | Maximum Low–Level Input Voltage | | 2.0 3.0 4.5 5.5 | | | 0.5 0.9 1.35 1.65 | | 0.5 0.9 1.35 1.65 | | 0.5 0.9 1.35 1.65 | V |
| V _{OH} | Minimum High–Level Output Voltage V _{IN} = V _{IH} or V _{IL} | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \ \mu\text{A}$ | 2.0 3.0 4.5 | 1.9 2.9 4.4 | 2.0 3.0 4.5 | | 1.9 2.9 4.4 | | 1.9 2.9 4.4 | | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.80 | | 2.34 3.66 | | V |
| V _{OL} | Maximum Low–Level Output Voltage V _{IN} = V _{IH} or V _{IL} | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \ \mu\text{A}$ | 2.0 3.0 4.5 | | 0.0 0.0 0.0 | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | V |
| | | $V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$ | 3.0 4.5 | | | 0.36 0.36 | | 0.44 0.44 | | 0.52 0.52 | V |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = 5.5 V or GND | 0 to 5.5 | | | ±0.1 | | ±1.0 | | ±1.0 | μΑ |
| Icc | Maximum Quiescent Supply Current | $V_{IN} = V_{CC}$ or GND | 5.5 | | | 1.0 | | 10 | | 40 | μΑ |

AC ELECTRICAL CHARACTERISTICS Input $t_f = t_f = 3.0$ ns

| | | | | Т | T _A = 25°C | | T _A ≤ 85°C | | $-55 \leq T_A \leq 125^\circ C$ | | |
|--|--|------------------------|--|-----|-----------------------|-------------|-----------------------|-------------|---------------------------------|--------------|------|
| Symbol | Parameter | Test Condit | ions | Min | Тур | Max | Min | Max | Min | Max | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A or B to Y | V_{CC} = 3.3 ± 0.3 V | C _L = 15 pF C _L = 50 pF | | 4.0 5.4 | 7.9 11.4 | | 9.5 13.0 | | 11.0 15.5 | ns |
| | | V_{CC} = 5.0 ± 0.5 V | C _L = 15 pF C _L = 50 pF | | 3.0 3.8 | 5.5 7.5 | | 6.5 8.5 | | 8.0 10.0 | |
| C _{IN} | Maximum Input Capacitance | | | | 5.5 | 10 | | 10 | | 10 | pF |
| | | | | | | | Турі | cal @ 2 | 5°C, V _{CC} = | = 5.0 V | |
| C _{PD} | Power Dissipation Capa | apacitance (Note 6) | | | | | | 11 | | pF | |

6. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.






Figure 4. Switching Waveforms

*Includes all probe and jig capacitance

Figure 5. Test Circuit


ORDERING INFORMATION

| Device | Package | Shipping [†] |
|------------------|------------------------------------|-----------------------|
| MC74VHC1G02DFT1 | SC70-5/SC-88A/SOT-353 | |
| MC74VHC1G02DFT1G | SC70-5/SC-88A/SOT-353 (Pb-Free) | |
| MC74VHC1G02DFT2 | SC70-5/SC-88A/SOT-353 | |
| MC74VHC1G02DFT2G | SC70-5/SC-88A/SOT-353 (Pb-Free) | 3000/Tape & Reel |
| MC74VHC1G02DTT1 | SOT23-5/TSOP-5/SC59-5 | |
| MC74VHC1G02DTT1G | SOT23–5/TSOP–5/SC59–5 (Pb–Free) | |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

SC-88A/SOT-353/SC-70 DF SUFFIX **5 LEAD PACKAGE** CASE 419A-02 **ISSUE J**




н

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

| | INC | HES | MILLIMETERS | | |
|-----|-----------|-------|-------------|------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.071 | 0.087 | 1.80 | 2.20 | |
| В | 0.045 | 0.053 | 0.053 1.15 | | |
| С | 0.031 | 0.043 | 0.80 | 1.10 | |
| D | 0.004 | 0.012 | 0.10 | 0.30 | |
| G | 0.026 | BSC | 0.65 BSC | | |
| Н | | 0.004 | | 0.10 | |
| J | 0.004 | 0.010 | 0.10 | 0.25 | |
| Κ | 0.004 | 0.012 | 0.10 | 0.30 | |
| Ν | 0.008 REF | | 0.20 | REF | |
| s | 0.079 | 0.087 | 2.00 | 2.20 | |




κ



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS

TSOP-5 DT SUFFIX 5 LEAD PACKAGE CASE 483-02 ISSUE F



Т







NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD
- LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
 OPTIONAL CONSTRUCTION: AN
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

| | MILLIMETERS | | | | | |
|-----|-------------|----------|--|--|--|--|
| DIM | MIN | MAX | | | | |
| Α | 3.00 | BSC | | | | |
| В | 1.50 | BSC | | | | |
| С | 0.90 | 1.10 | | | | |
| D | 0.25 | 0.50 | | | | |
| G | 0.95 | 0.95 BSC | | | | |
| Н | 0.01 | 0.10 | | | | |
| L | 0.10 | 0.26 | | | | |
| κ | 0.20 | 0.60 | | | | |
| L | 1.25 | 1.55 | | | | |
| М | 0 ° | 0° 10° | | | | |
| S | 2.50 | 3.00 | | | | |

SOLDERING FOOTPRINT*





ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative