

Figure 1. Pinout: 14-Lead (Top View)

#### **PIN NAMES**

-




Figure 2. Logic Diagram

## **TRUTH TABLE**

An	Ōn
L	H
H	L

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \leq V_{l} \leq +7.0$		V
Vo	DC Output Voltage	$-0.5 \leq V_O \leq V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
Ι <sub>Ο</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. I<sub>O</sub> absolute maximum rating must be observed.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Pa	rameter	Min	Тур	Max	Unit
$V_{CC}$	Supply Voltage	Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	5.5 5.5	V
VI	Input Voltage		0		5.5	V
Vo	Output Voltage	(HIGH or LOW State) (3-State)	0		V <sub>CC</sub>	V
I <sub>OH</sub>	HIGH Level Output Current	$V_{CC} = 3.0 V - 3.6 V$ $V_{CC} = 2.7 V - 3.0 V$ $V_{CC} = 2.3 V - 2.7 V$			-24 -12 -8	mA
I <sub>OL</sub>	LOW Level Output Current	$V_{CC} = 3.0 V - 3.6 V$ $V_{CC} = 2.7 V - 3.0 V$ $V_{CC} = 2.3 V - 2.7 V$			+24 +12 +8	mA
T <sub>A</sub>	Operating Free-Air Temperature		-55		+125	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate	, V <sub>IN</sub> from 0.8 V to 2.0 V, V <sub>CC</sub> = 3.0 V	0		10	ns/V

## DC ELECTRICAL CHARACTERISTICS

	Characteristic		T <sub>A</sub> = −55°C		
Symbol		Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2)	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$	1.7		V
		$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$	2.0		
V <sub>IL</sub>	LOW Level Input Voltage (Note 2)	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$		0.7	V
		$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	2.3 V $\leq$ V_{CC} $\leq$ 3.6 V; I_{OH} = –100 $\mu A$	V <sub>CC</sub> – 0.2		V
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -8 mA	1.8		
		V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = -12 mA	2.2		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -18 mA	2.4		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -24 mA	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	2.3 V $\leq$ V_{CC} $\leq$ 3.6 V; I_{OL} = 100 $\mu A$		0.2	V
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 8 mA		0.6	
		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12 mA		0.4	
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 16 \text{ mA}$		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 24 mA		0.55	
l <sub>l</sub>	Input Leakage Current	$2.3~V \leq V_{CC} \leq 3.6~V;~0~V \leq V_l \leq 5.5~V$		±5	μA
I <sub>CC</sub>	Quiescent Supply Current	2.3 $\leq$ V_{CC} $\leq$ 3.6 V; V_{I} = GND or V_{CC}		10	μΑ
		$2.3 \leq V_{CC} \leq 3.6$ V; $3.6 \leq V_{I}$ or $V_{O} \leq 5.5$ V		±10	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.3 \le V_{CC} \le 3.6$ V; $V_{IH} = V_{CC} - 0.6$ V		500	μA

2. These values of  $V_I$  are used to test DC electrical characteristics only.

## AC CHARACTERISTICS $t_R$ = $t_F$ = 2.5 ns; $R_L$ = 500 $\Omega$

			Limits						
				T <sub>A</sub> = −55°C to +125°C					
			$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 2.5	V $\pm$ 0.2 V	
			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Мах	Unit
t <sub>PLH</sub>	Propagation Delay Time	1	1.5	5.2	1.5	6.0	1.5	6.2	ns
t <sub>PHL</sub>	Input to Output		1.5	5.2	1.5	6.0	1.5	6.2	
t <sub>OSHL</sub>	Output-to-Output Skew			1.0					ns
t <sub>OSLH</sub>	(Note 3)			1.0					

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

## DYNAMIC SWITCHING CHARACTERISTICS

			٦	Γ <sub>A</sub> = +25°C	;	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage	$V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $V_{IH}$ = 3.3 V, $V_{IL}$ = 0 V		0.8		V
	(Note 4)	$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = 2.5 V, $V_{IL}$ = 0 V		0.6		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage	$V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $V_{IH}$ = 3.3 V, $V_{IL}$ = 0 V		-0.8		V
	(Note 4)	$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = 2.5 V, $V_{IL}$ = 0 V		-0.6		V

4. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

## **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Parameter Condition		Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_I$ = 0 V or $V_{CC}$	25	pF

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LCX04DG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74LCX04DR2	SOIC-14	2500 Tape & Reel
MC74LCX04DR2G	SOIC-14 (Pb-Free)	2500 Tape & Reel
MC74LCX04DT	TSSOP-14*	96 Units / Rail
MC74LCX04DTG	TSSOP-14* (Pb-Free)	96 Units / Rail
MC74LCX04DTR2	TSSOP-14*	2500 Tape & Reel
MC74LCX04DTR2G	TSSOP-14* (Pb-Free)	2500 Tape & Reel
MC74LCX04MELG	SOEIAJ-14 (Pb-Free)	2000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


\*This package is inherently Pb-Free.



WAVEFORM 1 – PROPAGATION DELAYS  $t_{R}$  =  $t_{F}$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_{W}$  = 500 ns

	V <sub>cc</sub>			
Symbol	$3.3~V~\pm~0.3~V$	2.7 V	$2.5~V~\pm~0.2~V$	
Vmi	1.5 V	1.5 V	V <sub>CC</sub> /2	
Vmo	1.5 V	1.5 V	V <sub>CC</sub> /2	






 $C_L$  = 50 pF at  $V_{CC}$  = 3.3 ±0.3 V or equivalent (includes jig and probe capacitance)  $C_L$  = 30 pF at  $V_{CC}$  = 2.5 ±0.2 V or equivalent (includes jig and probe capacitance)  $R_L$  =  $R_1$  = 500  $\Omega$  or equivalent

 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 4. Test Circuit


## PACKAGE DIMENSIONS



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
κ	0.10	0.25	0.004	0.009
М	0 °	7 °	0 °	7 °
Ρ	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019


### SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

## PACKAGE DIMENSIONS

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE B** 



NOTES:

DIES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT

EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE

DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY

REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

MILLIMETERS INCHES DIM MIN MAX MIN MAX 
 A
 4.90
 5.10
 0.193
 0.200

 B
 4.30
 4.50
 0.169
 0.177

 C
 -- 1.20
 -- 0.047

 D
 0.05
 0.15
 0.002
 0.006

 F
 0.50
 0.75
 0.200
 0.300
 G 0.65 BSC 0.026 BSC 
 H
 0.50
 0.60
 0.020
 0.024


 J
 0.09
 0.20
 0.004
 0.008

 J1
 0.09
 0.16
 0.004
 0.006

 K
 0.19
 0.30
 0.007
 0.012

 K1
 0.19
 0.25
 0.007
 0.010
 0.252 BSC 6.40 BSC 0 ° 8 ° L


SOLDERING FOOTPRINT




## PACKAGE DIMENSIONS

SOEIAJ-14 M SUFFIX CASE 965-01 ISSUE B

Q<sub>1</sub>





NOTES:

 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.

2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE

MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.002) DEP SIDE

(0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR BEFERENCE ONLY

REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.10	0.20	0.004	0.008
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
М	0 °	10 °	0 °	10 °
Q <sub>1</sub>	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and IIIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and sensonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and sensonable attorney fees arising in out of, the payt. SCILLC is an Equal Opportunit//Affirma

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative