

32-bit ARM® Cortex®-M3 based Microcontroller MB9BF112N/R, MB9BF114N/R, MB9BF115N/R, MB9BF116N/R



Data Sheet (Full Production)

Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.





32-bit ARM® Cortex®-M3 based Microcontroller MB9BF112N/R, MB9BF114N/R, MB9BF116N/R

Data Sheet (Full Production)

■ Description

The MB9B110R Series are a highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I^2C , LIN).

The products which are described in this data sheet are placed into TYPE4 product categories in FM3 Family Peripheral Manual.

Note: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.



Publication Number MB9B110R-DS706-00028

Revision 3.0

Issue Date March 11, 2015

This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



■ Features

- 32-bit ARM Cortex-M3 Core
 - Processor version: r2p1
 - Up to 144 MHz Frequency Operation
 - Memory Protection Unit (MPU): improves the reliability of an embedded system
 - Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
 - 24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

These series are based on two independent on-chip Flash memories.

- · MainFlash
 - Up to 512 Kbyte
 - Built-in Flash Accelerator System with 16 Kbyte trace buffer memory
 - The read access to Flash memory can be achieved without wait cycle up to operation frequency of 72 MHz. Even at the operation frequency more than 72 MHz, an equivalent access to Flash memory can be obtained by Flash Accelerator System.
 - · Security function for code protection
- · WorkFlash
 - 32 Kbyte
 - · Read cycle
 - 4 wait-cycle: the operation frequency more than 72 MHz
 - 2 wait-cycle: the operation frequency more than 40 MHz, and to 72 MHz
 - Owait-cycle: the operation frequency to 40 MHz
 - · Security function is shared with code protection

[SRAM]

This Series contain a total of up to 64 Kbyte on-chip SRAM. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: Up to 32 Kbyte
- SRAM1: Up to 32 Kbyte

External Bus Interface

- · Supports SRAM, NOR and NAND Flash device
- Up to 8 chip selects
- · 8-/16-bit Data width
- Up to 25-bit Address bit
- Maximum area size : Up to 256 Mbytes
- Supports Address/Data multiplex
- · Supports external RDY input



Multi-function Serial Interface (Max eight channels)

- 4 channels with 16 steps×9-bit FIFO (ch.4-ch.7), 4 channels without FIFO (ch.0-ch.3)
- · Operation mode is selectable from the followings for each channel.
 - UART
 - · CSIO
 - · LIN
 - I²C

[UART]

- Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- Hardware Flow control: Automatically control the transmission by CTS/RTS (only ch.4)
- · Various error detect functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- · Full-duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detect function available

[LIN]

- · LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- · Master/Slave mode supported
- LIN break field generate (can be changed 13 to 16-bit length)
- LIN break delimiter generate (can be changed 1 to 4-bit length)
- · Various error detect functions available (parity errors, framing errors, and overrun errors)

[I²C]

Standard-mode (Max 100 kbps) / Fast-mode (Max 400kbps) supported

DMA Controller (Eight channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32 bit (4 Gbyte)
- · Transfer mode: Block transfer/Burst transfer/Demand transfer
- · Transfer data type: byte/half-word/word
- · Transfer block count: 1 to 16
- · Number of transfers: 1 to 65536

A/D Converter (Max 16 channels)

[12-bit A/D Converter]

- · Successive Approximation Register type
- · Built-in 3 unit
- Conversion time: 1.0 µs @ 5 V
- Priority conversion available (priority at 2 levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- · 16-bit PPG timer
- 16-/32-bit reload timer
- · 16-/32-bit PWC timer



General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- · Built-in the port relocate function
- Up 103 fast general purpose I/O Ports@120 pin Package
- Some pin is 5 V tolerant I/O.
 - See "Pin Description" to confirm the corresponding pins.

Multi-function Timer (Max three units)

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch./unit
- Input capture × 4ch./unit
- Output compare × 6ch./unit
- A/D activating compare × 3ch./unit
- Waveform generator × 3ch./unit
- 16-bit PPG timer × 3ch./unit

The following function can be used to achieve the motor control.

- · PWM signal output function
- · DC chopper waveform output function
- · Dead time function
- Input capture function
- · A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- · Leap year automatic count is available.

Quadrature Position/Revolution Counter (QPRC) (Max three channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters. Operation mode is selectable from the followings for each channel.

- · Free-running
- Periodic (=Reload)
- One-shot



Watch Counter

The Watch counter is used for wake up from power consumption mode.

Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

External Interrupt Controller Unit

- Up to 16 external interrupt input pin
- Include one non-maskable interrupt (NMI)

Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power consumption mode except Stop mode.

• CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

Main Clock: 4 MHz to 48 MHz
Sub Clock: 32.768 kHz
High-speed internal CR Clock: 4 MHz
Low-speed internal CR Clock: 100 kHz

· Main PLL Clock

[Resets]

- · Reset requests from INITX pin
- · Power on reset
- · Software reset
- · Watchdog timers reset
- Low-voltage detector reset
- · Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.



Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

• Low-Power Consumption Mode

Three power consumption modes supported.

- · Sleep
- Timer
- Stop

Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

Power Supply

Wide range voltage: VCC = 2.7 V to 5.5 V



■ Product Lineup • Memory size

Produ	ct name	MB9BF112N/R	MB9BF114N/R	MB9BF115N/R	MB9BF116R
MainFlash		128 Kbyte	256 Kbyte	384 Kbyte	512 Kbyte
Wor	kFlash	32 Kbyte	32 Kbyte	32 Kbyte	32 Kbyte
On-ch	ip RAM	16 Kbyte	32 Kbyte	48 Kbyte	64 Kbyte
	SRAM0	8 Kbyte	16 Kbyte	24 Kbyte	32 Kbyte
	SRAM1	8 Kbyte	16 Kbyte	24 Kbyte	32 Kbyte



Function

ii			MB9BF112N	MB9BF112R		
			MB9BF114N			
Product name		ame	MB9BF115N			
İ			MB9BF116N	144 MHz 2.7 V to 5.5 V 8ch. Addr: 25-bit (Max) R/Wdata: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR & NAND Flas 8ch. (Max) FIFO (16steps × 9-bit) 6 ch.3: No FIFO 8ch. (Max) units (Max) unit 1 unit 1 unit Yes W) + 1ch. (HW) (Max) + NMI × 1 103 pins (Max) Yes Yes		
Pin cou	int		100/112	MB9BF116R 120 Cortex-M3 144 MHz 2.7 V to 5.5 V 8ch. Addr: 25-bit (Max) R/Wdata: 8-/16-bit (Max) CS: 8 (Max)		
CPU			C	Cortex-M3		
	Freq.		1	144 MHz		
	supply voltage	range	VCC:	2.7 V to 5.5 V		
DMAC						
External Bus Interface			Addr: 25-bit (Max) R/Wdata: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR Flash	R/Wdata: 8-/16-bit (Max)		
MF Sor	rial Interface			· · · · · ·		
	'/CSIO/LIN/I ²	C)		, 1		
`		~ <i>,</i>	ch.0 to	ch.3: No FIFO		
Base Ti		MANA (DDC)	8	ch. (Max)		
(PWC/I	Reload timer/I	WM/PPG)	+			
ĺ	activation compare	3ch.				
İ	Input capture	4ch.				
MF- Timer	Free-run timer	3ch.	3 τ	units (Max)		
l	Output compare	6ch.				
l	Waveform generator	3ch.				
	PPG	3ch.				
QPRC			30			
Dual Ti			+			
	ime Clock Counter		+			
	ccelerator		+			
	log timer		lob (S)			
			1	, , ,		
External Interrupts I/O ports			83 pins (Max)	· /		
•			1 \ /			
	Clock Super Vi	isor)	1	· · · · · · · · · · · · · · · · · · ·		
	Low-Voltage D			2ch.		
Internal High-speed				4 MHz		
internal			100 kHz			
OSC	Low-sp			100 kHz		

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use. See "■ Electrical Characteristics 4.AC Characteristics (3)Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



■ Packages

Product name Package	MB9BF112N MB9BF114N MB9BF115N MB9BF116N	MB9BF112R MB9BF114R MB9BF115R MB9BF116R
QFP: FPT-100P-M36 (0.65 mm pitch)	•	-
LQFP: FPT-100P-M23 (0.5 mm pitch)	0	-
LQFP: FPT-120P-M37 (0.5 mm pitch)	-	O
BGA: BGA-112P-M04 (0.8 mm pitch)	O	-


O: Supported

Note : See "■Package Dimensions" for detailed information on each package.



■ Pin Assignment

• FPT-100P-M23




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



FPT-120P-M37




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



· FPT-100P-M36




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• BGA-112P-M04



<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



■ List of Pin Functions

· List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

	Pin No			Dia Nama	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type
1	B1	1	79	VCC	-	-
				P50		
				INT00_0		
				AIN0_2		
2	C1	2	80	SIN3_1	Е	Н
				RTO10_0		
				(PPG10_0)		
				MADATA00_0		
				P51		
				INT01_0		
				BIN0_2		
3	C2	3	81	SOT3_1	Е	Н
				(SDA3_1)		
				RTO11_0 (PPG10_0)		
				MADATA01_0	-	
				P52		
				INT02_0	E	Н
				ZIN0_2		
_	В3	,	0.2	SCK3_1		
4		B3 4	82	(SCL3_1)		
				RTO12_0		
				(PPG12_0)		
_				MADATA02_0		
				P53		
				SIN6_0		
_		_		TIOA1_2	_	
5	D1	5	83	INT07_2	Е	Н
				RTO13_0		
				(PPG12_0)		
				MADATA03_0		
			84	P54	E	I
				SOT6_0 (SDA6_0)		
6	D2	D2 6		TIOB1_2		
	22			RTO14_0		
			(PPG14_0)			
				MADATA04_0	1	



	Pin No			Pin Name	I/O circuit	Pin state				
LQFP-100	BGA-112	LQFP-120	QFP-100	Fill Name	type	type				
				P55						
				SCK6_0						
				(SCL6_0)						
7	D3	7	85	ADTG_1	Е	I				
				RTO15_0						
				(PPG14_0)						
				MADATA05_0 P56						
8	D5		86	INT08_2						
		8		DTTI1X_0	Е	Н				
				MADATA06_0						
-	-		-	SIN1_0 (120pin only)						
				P57						
				SOT1_0						
-	-	9	-	(SDA1_0)	Е	Ι				
				MADATA07_0	•					
				P58						
	_	_	-	-	-			SCK1_0	•	
-						-	- 10	-	(SCL1_0)	Е
				AIN2_0						
				MADATA08_0						
				P59						
				SIN7_0						
-	-	11	-	INT09_2	Е	Н				
				BIN2_0						
				MADATA09_0						
				P5A						
				SOT7_0						
	12	-	(SDA7_0)	Е	I					
			ZIN2_0							
				MADATA10_0						
				P5B						
-	-	13	-	SCK7_0	Е	I				
				(SCL7_0)						
				MADATA11_0						



	Pin No		Din Nama	I/O circuit	Pin state						
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type					
				P30							
			14		AIN0_0						
9	E1	17	87	TIOB0_1							
	21		0,	INT03_2	Е	Н					
		-		MADATA07_0 (100pin only)							
-	-	14	-	MADATA12_0 (120pin only)							
				P31							
				BIN0_0							
		4.5		TIOB1_1	-						
10	Fa	15	0.0	SCK6_1	1						
10	E2		88	(SCL6_1)	Е	Н					
				INT04_2		11					
				MADATA08_0	1						
		-		(100pin only)							
-	-	15	-	MADATA13_0							
		10		(120pin only)							
				P32	E	Н					
				ZIN0_0							
		16		TIOB2_1							
11	E3	1	89	SOT6_1 (SDA6_1)							
									INT05_2	E	П
		-		MADATA09_0 (100pin only)							
				MADATA14_0							
-	-	16	-	(120pin only)							
				P33							
			-	INT04_0							
		17		TIOB3_1							
12	E4		90	SIN6_1							
				ADTG_6	Е	Н					
				MADATA10_0	1						
		-		(100pin only)							
-	-	17	-	MADATA15_0							
				(120pin only)							
		10		P34	-						
12	12	18	01	FRCK0_0	_ _ _ E						
13 F1	L1	F1	91	TIOB4_1		I					
	-		MADATA11_0 (100pin only)	E	1						
				MNALE_0	-						
-	-	18	-	(120pin only)							



Pin No				Die Nesse	I/O circuit	Pin state									
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type									
				P35											
			19		IC03_0										
14	F2	19	92	TIOB5_1											
1.	12)2	INT08_1	Е	Н									
		_		MADATA12_0											
					(100pin only)	-									
-	-	19	-	MNCLE_0											
				(120pin only) P36											
				IC02_0	-										
		20		SIN5_2	-										
15	F3		93	INT09_1	-										
				MADATA13_0	Е	H									
		-		(100pin only)											
		20		MNWEX_0	1										
-	-	20	-	(120pin only)											
				P37											
				IC01_0											
	G1	21		SOT5_2											
16		G1	G1	G1	G1		94	(SDA5_2)		11					
				INT10_1	Е	Н									
											-		MADATA14_0		
				(100pin only) MNREX_0	-										
-	-	21	-	(120pin only)											
				P38											
				IC00_0	-										
		22		SCK5_2	-										
17	G2		95	(SCL5_2)	Е	Н									
				INT11_1											
		-		MADATA15_0											
		_		(100pin only)											
				P39											
18	F4	23	96	DTTI0X_0	Е	I									
				ADTG_2											
				P3A											
				RTO00_0											
19 G3	G3 24	97	(PPG00_0) TIOA0_1	G	I										
			-	RTCCO_2											
				SUBOUT_2											
	B2			VSS											
-	DΖ	-	-	v 22	-	-									



	Pin	No		Die Ness	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type
				P3B		
20	H1	25	98	RTO01_0	G	I
				(PPG00_0)	_	
				TIOA1_1		
				P3C	1	
21	H2	26	99	RTO02_0 (PPG02_0)	G	I
				TIOA2_1	_	
				P3D		
				RTO03_0		
22	G4	27	100	(PPG02_0)	G	I
				TIOA3_1		
				P3E		
23	НЗ	28	1	RTO04_0	G	I
23	113	26	1	(PPG04_0)	U	1
				TIOA4_1		
				P3F		
24	J2	29	2	RTO05_0	G	I
				(PPG04_0)	1	
2.5	T 1	20	2	TIOA5_1		
25	L1	30	3	VSS	-	
26	J1	31	4	VCC	-	•
				P40	_	
27	J4	32	5	TIOA0_0 RTO10_1	G	Н
27	34	32	3	(PPG10_1)	0	11
				INT12_1	_	
				P41		
				TIOA1_0		
28	L5	33	6	RTO11_1	G	Н
				(PPG10_1)		
				INT13_1		
				P42		
29	K5	34	7	TIOA2_0	G	I
	110	0.	,	RTO12_1		•
				(PPG12_1)		
				P43	-	
20	15	25	0	TIOA3_0		T
30	J5	35	8	RTO13_1 (PPG12_1)	G	I
				ADTG_7	1	
_	K2	_	-	VSS	-	
-	J3	-	-	VSS	-	
	H4			VSS		
-	П4	-	-	V 22	-	•



	Pin	No		Die Nesse	I/O circuit	Pin state					
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type					
				P44							
			9	TIOA4_0							
31	Н5	36		RTO14_1	G	I					
				(PPG14_1)							
				MAD00_0							
				P45							
				TIOA5_0							
32	L6	37	10	RTO15_1	G	I					
				(PPG14_1)							
22	1.0	20	11	MAD01_0							
33	L2	38	11	C	-						
34	L4	39	12	VSS	-						
35	K1	40	13	VCC	-	•					
36	L3	41	14	P46	D	M					
				X0A							
37	К3	42	15	P47	D	N					
20	77.4	12	1.6	X1A	D	<i>a</i>					
38	K4	43	16	INITX	В	С					
	K6	Tr.c							P48	-	
20			4.4	17	DTTI1X_1	Г	**				
39		44	17	INT14_1	Е	Н					
				SIN3_2							
				MAD02_0							
				P49							
				TIOB0_0	-						
40	16	45	18	IC10_1	Е	I					
40	J6	45		AINO_1							
				SOT3_2 (SDA3_2)							
				MAD03_0							
				P4A							
				TIOB1_0							
				IC11_1							
41	L7	46	19	BIN0_1	E	I					
	L,	10	1)	SCK3_2		1					
				(SCL3_2)							
				MAD04_0	1						
				P4B							
				TIOB2_0	1						
42	K 7	47	20	IC12_1	E	I					
	N/		- *	ZIN0_1	_						
				MAD05_0	-						
		l			1						



	Pin	No		Din Nama	I/O circuit	Pin state	
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type	
				P4C			
				TIOB3_0			
				IC13_1			
43	Н6	48	21	SCK7_1	I*	I	
				(SCL7_1)	-		
				AIN1_2	-		
				MAD06_0			
				P4D	-		
				TIOB4_0	-		
	17	40	22	FRCK1_1	Tale	τ.	
44	J7	49	22	SOT7_1	I*	I	
				(SDA7_1)	-		
				BIN1_2	1		
				MAD07_0			
				P4E	-		
			23	TIOB5_0	I*	Н	
45	K8 50	50		INT06_2			
				 -	SIN7_1	-	
				ZIN1_2			
				MAD08_0			
-	-	51	-	P70	Е	I	
				TIOA4_2			
				P71	_	**	
-	-	52	-	INT13_2	E	Н	
				TIOB4_2			
				P72	-		
-	-	53	-	SIN2_0	Е	Н	
				INT14_2	-		
				TIOA6_0			
				P73	-		
		~ A		SOT2_0		**	
-	-	54	-	(SDA2_0)	Е	Н	
			INT15_2	-			
				TIOB6_0			
		55		P74	E	I	
_	-	33	-	SCK2_0 (SCL2_0)	E	1	
				PE0			
46	K9	56	24	MD1	C	P	
47	L8	57	25	MD0	P	D	
7/	1.0	31		MIDO	1 1	ע	



	Pin	No		Die Nome	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type
48	L9	58	26	PE2	A	A
46	L9	36	20	X0	A	A
49	L10	59	27	PE3	A	В
49	LIU	39	21	X1	A	Б
50	L11	60	28	VSS	-	-
51	K11	61	29	VCC	-	-
52	J11	62	30	P10	F	K
32	311	02	30	AN00	1	IX
				P11		
				AN01		
53	J10	63	31	SIN1_1	F	L
33	310	31	INT02_1	1	L	
			 -	FRCK0_2		
				MAD09_0		
-	K10	-	-	VSS	-	-
-	J9	-	-	VSS	-	=
				P12	-	
				AN02		
54	Ј8	64	32	SOT1_1 (SDA1_1)	F	K
				IC00_2	-	
				MAD10_0		
				P13		
				AN03	1	
				SCK1_1	F	
	****			(SCL1_1)		
55	H10	65	33	RTCCO_1		K
				SUBOUT_1		
			, 	IC01_2		
				MAD11_0]	



	Pin No			Die Norse	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type
				P14		
				AN04		L
56	Н9	66	34	SIN0_1	F	
30	11)	00	34	INT03_1	1	L
				IC02_2		
				MAD12_0		
				P15		
				AN05		
57	Н7	67	35	SOT0_1	F	K
37	117	07	33	(SDA0_1)	1	IX
				IC03_2		
				MAD13_0		
				P16		
				AN06		K
58	G10	68	36	SCK0_1	F	
				(SCL0_1)		
				MAD14_0		
			P17			
		G9 69	37	AN07	F	
59	G9			SIN2_2		L
				INT04_1		
				MAD15_0		
60	H11	70	38	AVCC	-	-
61	F11	71	39	AVRH	-	-
62	G11	72	40	AVSS	-	-
				P18		
				AN08		
63	G8	73	41	SOT2_2	F	K
				(SDA2_2)		
				MAD16_0		
				P19		
				AN09		
64	F10	74	42	SCK2_2	F	K
				(SCL2_2)	_	
				MAD17_0		
				P1A	_	
				AN10	- - F	
65	F9	75	43	SIN4_1		L
-	_	_	-	INT05_1		
				IC00_1	_	
				MAD18_0		
-	Н8	-	-	VSS	-	=



Comparison Com		Pin	No		D: N	I/O circuit	Pin state
ANII SOT4_I (SDA4_I) F K	LQFP-100			QFP-100	Pin Name		
Columbia Columbia							
Column						-	
SDA4_1) IC01_1 MAD19_0	66	E11	76	44		F	K
MAD19_0 P1C AN12 SCK4_1 (SCL4_1) F K						-	
Fig. Fig.						-	
AN12 SCK4_1 (SCL4_1) F K							
F						-	
67 E10 77 45 (SCL4_1) F K IC02_1						-	
IC02_1 MAD20_0 P1D	67	E10	77	45		F	K
MAD20_0 P1D AN13 F K IC03_1 MAD21_0						-	
AN13						=	
68 F8 78 46 CTS4_1 F K IC03_1					P1D		
IC03_1 MAD21_0					AN13	=	
MAD21_0 P1E AN14 F K	68	F8	78	46	CTS4_1	F	K
MAD21_0 P1E AN14 F K						=	
AN14							
69 E9 79 47 RTS4_1 F K DTTI0X_1 MAD22_0 P1F AN15 AN15 ADTG_5 F K FRCK0_1 MAD23_0 P28 TIOB6_2 - 81 - ADTG_4 E I					P1E		
DTTI0X_1 MAD22_0					AN14	-	
DTTI0X_1 MAD22_0	69	E9	E9 79	47	RTS4_1	F	K
P1F							
70 D11 80 48 ADTG_5 F K FRCK0_1 MAD23_0 P28 TIOB6_2 81 - ADTG_4 E I					MAD22_0		
70 D11 80 48 ADTG_5 F K FRCK0_1 MAD23_0 P28 TIOB6_2 - 81 - ADTG_4 E I					P1F		
FRCK0_1 MAD23_0 P28 TIOB6_2 - 81 - ADTG_4 E I					AN15	-	
MAD23_0 P28 TIOB6_2 - 81 - ADTG_4 E I	70	D11	80	48	ADTG_5	F	K
P28 TIOB6_2 - 81 - ADTG_4 E I					FRCK0_1		
- 81 - TIOB6_2 - ADTG_4 E I					MAD23_0		
81 - ADTG_4 E I					P28		
					TIOB6_2		
RTO05_1	-	-	81	-	ADTG_4	Е	I
					RTO05_1		
(PPG04_1)							
P27						-	
TIOA6_2			0.0				**
82 - INT02_2 E H	-	-	82	-		E	Н
RTO04_1							
(PPG04_1) P26							
						E	
- 83 - SCK2_1 E I	_	_	83	-			J
RTO03_1							•
(PPG02_1)							



	Pin	No		Pin Name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	riii Naiile	type	type
				P25		
		0.4		SOT2_1	_	_
-	-	84	-	(SDA2_1)	Е	I
				RTO02_1 (PPG02_1)		
	B10			VSS		
-	C9	-	-	VSS	-	•
_	C9	-	-	P24		•
				SIN2_1		
_	_	85	_	INT01_2	E	Н
		03		RTO01_1	- E	11
				(PPG00_1)		
				P23		
				SCK0_0		Ţ
71	D10	0.6	49	(SCL0_0)	T.	
		86		TIOA7_1	E	I
				RTO00_1		
-	-		-	(PPG00_1)		
				P22		
				SOT0_0		
72	E8	87	50	(SDA0_0)	Е	I
				TIOB7_1		
				ZIN1_1		
				P21		
73	C11	88	51	SIN0_0	Е	Н
, ,				INT06_1		
				BIN1_1		
				P20		
				INT05_0		
74	C10	89	52	CROUT_0	Е	Н
				AIN1_1		
				MAD24_0		
75	A11	90	53	VSS	-	-
76	A10	91	54	VCC	-	-
				P00	_	
77	A9	92	55	TRSTX	E	E
				MCSX7_0		
			P01			
78	В9	93	56	TCK	E	E
				SWCLK		



	Pin	No		Dia Massa	I/O circuit	Pin state					
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type					
				P02							
79	B11	94	57	TDI	Е	E					
				MCSX6_0							
				P03							
80	A8	95	58	TMS	E	E					
				SWDIO							
				P04							
81	В8	96	59	TDO	Е	E					
				SWO							
				P05							
				TRACED0							
0.2	G0.	07	60	TIOA5_2		F					
82	C8	97	60	SIN4_2	Е	F					
				INT00_1							
				MCSX5_0	•						
-	D8	-	-	VSS	-	-					
				P06							
				TRACED1							
				TIOB5_2							
				SOT4_2	_	_					
83	D9	D9	D9	D9	D9	D9	98	61	(SDA4_2)	Е	F
				INT01_1							
				AIN2_1							
				MCSX4_0							
				P07							
				TRACED2							
				ADTG_0							
84	A7	99	62	SCK4_2	Е	G					
				(SCL4_2)							
				BIN2_1							
				MCLKOUT_0							
				P08							
				TRACED3							
		100		TIOA0_2		~					
85	В7	100	63	CTS4_2	Е	G					
				ZIN2_1							
				MCSX3_0	_						
				P09							
				TRACECLK							
				TIOB0_2							
86	C7	101	64	RTS4_2	E	G					
				RTO20_1							
				(PPG20_1)							
				MCSX2_0							
<u> </u>		l			i .						



	Pin	No		D: N	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type
				P0A	-	
				SIN4_0		
				INT00_2		
87	D7	102	65	FRCK1_0	I*	Н
				FRCK2_0	_	
				RTO21_1		
				(PPG20_1)	-	
				MCSX1_0		
				POB	-	
				SOT4_0		
				(SDA4_0) TIOB6_1	-	
88	A6	103	66	IC10_0	- I*	I
00	Ao	103	00		1"	1
				IC20_0 RTO22_1	-	
				(PPG22_1)		
				MCSX0_0	1	
				POC		
				SCK4_0	-	
				(SCL4_0)		
				TIOA6_1		
89	В6	104	67	IC11_0	I*	I
				IC21_0	1	
				RTO23_1		
				MALE_0	-	
				P0D		
				RTS4_0	1	
				TIOA3_2	1	
90	C6	105	68	IC12_0	E	ī
90	C6	105	08	IC22_0	E	I
				RTO24_1		
				(PPG24_1)		
				MDQM0_0		
				P0E		
				CTS4_0	-	
				TIOB3_2		
91	A5	106	69	IC13_0	Е	I
			7.5	IC23_0	E	-
				RTO25_1		
				(PPG24_1)	_	
				MDQM1_0		
-	D4	-	-	VSS	-	-
-	C3	-	-	VSS	-	=



	Pin	No		- N	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	Pin Name	type	type
				P0F		
				NMIX		
				CROUT_1		
92	B5	107	70	RTCCO_0	Е	J
				SUBOUT_0		
				DTTI2X_0		
				DTTI2X_1		
				P68		
				SCK3_0		
				(SCL3_0)	1	
-	-	108	-	TIOB7_2	G	Н
				INT12_2	1	
				IC20_1	_	
				RTO25_0 (PPG24_0)		
				P67		
				SOT3_0		
				(SDA3_0)	G	
-	-	- 109	-	TIOA7_2		I
				IC21_1		
				RTO24_0 (PPG24_0)		
				P66		Н
				SIN3_0		
				ADTG_8		
-	-	110	-	INT11_2	G	
				IC22_1		
				RTO23_0		
				(PPG22_0)		
				P65		
				TIOB7_0	1	
_	_	111	_	SCK5_1 (SCL5_1)	G	I
_	_	111	_	IC23_1	-	1
				RTO22_0	<u> </u>	
				(PPG22_0)		
				P64		
				TIOA7_0	G	
				SOT5_1		
_	_	112	_	(SDA5_1)		Н
	_	- 112	- [INT10_2		11
				FRCK2_1		
				RTO21_0		
				(PPG20_0)		



		No		Pin Name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	QFP-100	1 III I Vallic	type	type
				P63		
93	D6		71	INT03_0		
93	D0	113	/1	SIN5_1	G	Н
		113		MWEX_0		11
_			-	RTO20_0		
_	-			(PPG20_0)		
				P62		
				SCK5_0		I
94	C5	114	72	(SCL5_0)	Е	
				ADTG_3		
				MOEX_0		
				P61		I
95	B4	115	73	SOT5_0	Е	
)3	DŦ	113	73	(SDA5_0)		1
		TIOB2_2	TIOB2_2			
				P60		
				SIN5_0		
96	C4	116	74	TIOA2_2	I*	Н
				INT15_1		
				MRDY_0		
97	A4	117	75	VCC	-	-
98	A3	118	76	P80	Н	О
99	A2	119	77	P81	Н	О
100	A1	120	78	VSS	-	-

^{*: 5} V tolerant I/O



• List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
ADC	ADTG_0		84	A7	99	62
	ADTG_1		7	D3	7	85
	ADTG_2		18	F4	23	96
	ADTG_3		94	C5	114	72
	ADTG_4	A/D converter external trigger input pin	-	-	81	-
	ADTG_5		70	D11	80	48
	ADTG_6		12	E4	17	90
	ADTG_7		30	J5	35	8
	ADTG_8		-	-	110	-
	AN00		52	J11	62	30
	AN01		53	J10	63	31
	AN02		54	J8	64	32
	AN03		55	H10	65	33
	AN04		56	Н9	66	34
	AN05		57	H7	67	35
	AN06		58	G10	68	36
	AN07	A/D converter analog input pin.	59	G9	69	37
	AN08	ANxx describes ADC ch.xx.	63	G8	73	41
	AN09		64	F10	74	42
	AN10		65	F9	75	43
	AN11		66	E11	76	44
	AN12		67	E10	77	45
	AN13		68	F8	78	46
	AN14		69	E9	79	47
	AN15		70	D11	80	48
Base Timer	TIOA0_0		27	J4	32	5
0	TIOA0_1	Base timer ch.0 TIOA pin	19	G3	24	97
	TIOA0_2		85	В7	100	63
	TIOB0_0		40	J6	45	18
	TIOB0_1	Base timer ch.0 TIOB pin	9	E1	14	87
	TIOB0_2		86	C7	101	64
Base Timer	TIOA1_0		28	L5	33	6
1	TIOA1_1	Base timer ch.1 TIOA pin	20	H1	25	98
	TIOA1_2		5	D1	5	83
	TIOB1_0	D : 1.1 TYOD :	41	L7	46	19
	TIOB1_1	Base timer ch.1 TIOB pin	10	E2	15	88
D	TIOB1_2		6	D2	6	84
Base Timer 2	TIOA2_0	Description of A TIOA	29	K5	34	7
	TIOA2_1	Base timer ch.2 TIOA pin	21	H2	26	99
	TIOA2_2		96	C4	116	74
	TIOB2_0	Describeration :	42	K7	47	20
	TIOB2_1	Base timer ch.2 TIOB pin	11	E3	16	89
	TIOB2_2		95	B4	115	73



Module Base Timer A TIOA3_0 Base Timer A TIOA3_1 TIOB3_1					Pin		
Base Timer 10A3_0 TiOA3_0 TiOA4_0 TiO	Module	Pin name	Function			LQFP-	QFP-
TIOA3_1 Base timer ch.3 TIOA pin 22 G4 27 100 100 68 100 68 100 68 100 68 100				100			100
TIOA3_1 Dasc timer this TIOA pin 90 C6 105 68 TIOB3_0 TIOB3_1 Dasc timer this TIOA pin 12 E4 17 90 TIOB3_1 Dasc timer this TIOA pin 12 E4 17 90 TIOB3_2 Dasc timer this TIOA pin 12 E4 17 90 TIOB4_0 Dasc timer this TIOA pin 13 H5 36 9 TIOB4_0 TIOB4_0 Dasc timer this TIOA pin 23 H3 28 1 TIOB4_0 TIOB4_0 Dasc timer this TIOA pin 13 F1 18 91 TIOB4_1 Dasc timer this TIOA pin 13 F1 18 91 TIOA5_1 Dasc timer this TIOA pin 24 J2 29 2 TIOA5_2 Dasc timer this TIOA pin 24 J2 29 2 TIOB5_0 Dasc timer this TIOA pin 14 F2 19 92 TIOB5_1 Dasc timer this TIOA pin 14 F2 19 92 Dasc Timer this TIOA_0 Dasc timer this TIOA pin 14 F2 19 92 Dasc Timer this TIOA_0 Dasc timer this TIOA pin 14 F2 19 92 Dasc Timer this TIOA_0 Dasc timer this TIOA pin 14 F2 17 92 Dasc Timer this TIOA_0 Dasc timer this TIOA pin 14 F2 19 92 Dasc Timer this TIOA_0 Dasc timer this TIOA pin 14 F2 17 92 Dasc Timer this TIOA_0 Dasc timer this TIOA pin 14 F3 7 7 7 7 7 7 7 7 7		TIOA3_0		30	J5	35	8
TIOB3_0 TIOB3_1 TIOB3_1 TIOB3_2 TIOB3_2 TIOA4_0 TIOA4_1 TIOA4_2 TIOB4_0 TIOB4_2 TIOB4_2 TIOB4_2 TIOA5_0 TIOA5_1 TIOA5_2 TIOB5_2 TIOB5_2 TIOB5_2 TIOB6_0 TIOB6_0 TIOA6_0 TIOA	3	TIOA3_1	Base timer ch.3 TIOA pin	22	G4	27	100
TIOB3_1 TIOB3_2 TIOB3_2 TIOB pin 12		TIOA3_2		90	C6	105	68
TIOB3_2 Sase Timer TIOA4_0 TIOB4_0 TIOB5_0 TIOB5_0 TIOB5_0 TIOB5_0 TIOB5_0 TIOB5_0 TIOB5_0 TIOB6_0 T		TIOB3_0		43	Н6	48	21
Base Timer TIOA4_0 TIOA4_1 TIOA4_1 TIOA4_1 TIOA4_2 TIOB4_0 TIOB4_0 TIOB4_1 TIOB4_2 TIOB4_0 TIOB4_2 TIOB4_2 TIOB4_2 TIOB4_2 TIOA5_0 TIOA5_1 TIOA5_2 TIOA5_1 TIOB5_0 TIOB5_1 TIOB5_2 TIOB5_2 TIOA6_1 TIOB6_2 TIOA6_1 TIOB6_2 TIOA6_1 TIOB6_2 TIOA6_1 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 T		TIOB3_1	Base timer ch.3 TIOB pin	12	E4	17	90
4 TIOA4_1 TIOA4_2 Base timer ch.4 TIOA pin 23 H3 28 1 TIOB4_0 TIOB4_0 44 J7 49 22 Base Timer TIOB4_2 TIOB4_1 Base timer ch.4 TIOB pin 13 F1 18 91 Base Timer TIOA5_0 TIOA5_1 TIOA5_0 Base timer ch.5 TIOA pin 32 L6 37 10 TIOB5_0 TIOB5_0 TIOB5_2 Base timer ch.5 TIOA pin 45 K8 50 23 Base Timer TIOA6_0 TIOA6_2 Base timer ch.5 TIOB pin 14 F2 19 92 Base Timer TIOA6_0 TIOB6_0 TIOB6_2 Base timer ch.6 TIOA pin 89 B6 104 67 Base Timer TIOB6_0 TIOB6_2 Base timer ch.6 TIOB pin 88 A6 103 66 Base Timer TIOA7_0 TIOA7_1 Base timer ch.7 TIOA pin 71 D10 86 49 TIOB7_0 TIOB7_0 Base timer ch.7 TIOB pin 72 E8 87 50		TIOB3_2		91	A5	106	69
TIOA4_1 Base timer ch.4 TIOA pin	Base Timer	TIOA4_0		31	H5	36	9
TIOB4_0 TIOB4_1 TIOB4_2 TIOB4_2 TIOA5_0 TIOA5_1 TIOA5_2 TIOB5_1 TIOB5_2 TIOA6_1 TIOA6_0 TIOA6_2 TIOA6_0 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 TIOA	4	TIOA4_1	Base timer ch.4 TIOA pin	23	Н3	28	1
TIOB4_1 TIOB4_2 TIOB4_2 TIOA5_0 TIOA5_1 TIOB5_0 TIOB5_2 TIOA5_1 TIOA5_1 TIOB5_0 TIOA5_1 TIOA5_0 TIOB5_0 TIOA5_0 TIOA5_0 TIOB5_0 TIOA5_0 TIOA5_0 TIOB5_0 TIOA5_0 TIOA5_0 TIOA5_0 TIOA5_0 TIOA5_0 TIOA5_0 TIOA5_0 TIOA5_0 TIOA6_0 TIOA		TIOA4_2		-	-	51	-
TIOB4_2		TIOB4_0		44	J7	49	22
Base Timer 5 TIOA5_0 TIOA5_1 TIOA5_2 Base timer ch.5 TIOA pin 32		TIOB4_1	Base timer ch.4 TIOB pin	13	F1	18	91
5 TIOA5_1 TIOA5_2 Base timer ch.5 TIOA pin 24 J2 29 2 TIOB5_0 TIOB5_0 TIOB5_1 TIOB5_1 Base timer ch.5 TIOB pin 45 K8 50 23 Base Timer TIOA6_0 TIOA6_0 TIOA6_0 TIOA6_1 TIOA6_2 TIOA6_2 TIOA6_2 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_1 TIOA6_2 TIOA6_1 TIOA6_		TIOB4_2		-	-	52	-
TIOA5_2 Base timer ch.5 TIOB pin Reset timer ch.5 TIOB pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOB pin Reset timer ch.6 TIOB pin Reset timer ch.6 TIOB pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.6 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOA pin Reset timer ch.7 TIOB pin Reset timer ch.7 TI	Base Timer	TIOA5_0		32	L6	37	10
TIOB5_0 Base timer ch.5 TIOB pin 14 F2 19 92	5	TIOA5_1	Base timer ch.5 TIOA pin	24	J2	29	2
TIOB5_1 Base timer ch.5 TIOB pin 14 F2 19 92		TIOA5_2		82	C8	97	60
Base Timer 6 TIOA6_0 TIOA6_1 TIOA6_2 TIOB6_0 TIOB6_1 TIOB6_2 Base timer ch.6 TIOA pin TIOA6_1 TIOA6_1 TIOA6_1 TIOA6_1 TIOA6_2 TIOB6_1 TIOA6_2 TIOA6_2 TIOA6_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_1 TIOA7_2 TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 TIOA7_1 Base timer ch.7 TIOA7_1 Base timer ch.7 TIOA7_1 TIOA7_1 TIOA7_1 Base timer ch.7 TIOA7_1 TIOA7_1 TIOA7_1 Base timer ch.7 TIOA7_1 TIO		TIOB5_0		45	K8	50	23
Base Timer 6 TIOA6_0		TIOB5_1	Base timer ch.5 TIOB pin	14	F2	19	92
6 TIOA6_1 Base timer ch.6 TIOA pin TIOA6_2 82 - TIOB6_0 54 - TIOB6_1 Base timer ch.6 TIOB pin TIOB6_2 Base timer ch.6 TIOB pin TIOA7_0 81 - TIOA7_1 Base timer ch.7 TIOA pin TIOA7_2 TIOB7_0 109 - TIOB7_1 Base timer ch.7 TIOB pin		TIOB5_2		83	D9	98	61
TIOA6_2	Base Timer	TIOA6_0		-	-	53	-
TIOB6_0	6	TIOA6_1	Base timer ch.6 TIOA pin	89	В6	104	67
TIOB6_1 Base timer ch.6 TIOB pin 88 A6 103 66 TIOB6_2 - 81 - Base Timer TIOA7_0 - 112 - TIOA7_1 Base timer ch.7 TIOA pin 71 D10 86 49 TIOA7_2 - 109 - TIOB7_0 Base timer ch.7 TIOB pin 72 E8 87 50		TIOA6_2		-	-	82	-
TIOB6_2		TIOB6_0		-	-	54	-
Base Timer TIOA7_0 Base timer ch.7 TIOA pin - - 112 - TIOA7_1 Base timer ch.7 TIOA pin 71 D10 86 49 - - 109 - TIOB7_0 - - 111 - TIOB7_1 Base timer ch.7 TIOB pin 72 E8 87 50		TIOB6_1	Base timer ch.6 TIOB pin	88	A6	103	66
7 TIOA7_1 Base timer ch.7 TIOA pin 71 D10 86 49 TIOA7_2 - 109 - TIOB7_0 TIOB7_1 Base timer ch.7 TIOB pin 72 E8 87 50		TIOB6_2		-	-	81	-
TIOA7_2	Base Timer	TIOA7_0		-	-	112	-
TIOB7_0 - - 111 - TIOB7_1 Base timer ch.7 TIOB pin 72 E8 87 50	7	TIOA7_1	Base timer ch.7 TIOA pin	71	D10	86	49
TIOB7_1 Base timer ch.7 TIOB pin 72 E8 87 50		TIOA7_2		-	-	109	-
		TIOB7_0		-	-	111	-
TIOB7_2 108 -		TIOB7_1	Base timer ch.7 TIOB pin	72	E8	87	50
		TIOB7_2		-	-	108	-

30



				Pin	No	
Module	Pin name	Function	LQFP-		LQFP-	QFP-
			100	112	120	100
Debugger	SWCLK	Serial wire debug interface clock input pin	78	В9	93	56
	SWDIO	Serial wire debug interface data input / output pin	80	A8	95	58
	SWO	Serial wire viewer output pin	81	B8	96	59
	TCK	J-TAG test clock input pin	78	B9	93	56
	TDI	J-TAG test data input pin	79	B11	94	57
	TDO	J-TAG debug data output pin	81	B8	96	59
	TMS	J-TAG test mode state input/output pin	80	A8	95	58
	TRACECLK	Trace CLK output pin of ETM	86	C7	101	64
	TRACED0		82	C8	97	60
	TRACED1	Trace data output pin of ETM	83	D9	98	61
	TRACED2	• •	84	A7	99	62
	TRACED3 TRSTX	LTAC test reset input pin	85 77	B7 A9	100 92	63 55
External	MAD00_0	J-TAG test reset input pin	31	H5	36	9
Bus	MAD00_0 MAD01_0		32	L6	37	10
Dus						
	MAD02_0		39	K6	44	17
	MAD03_0		40	J6	45	18
	MAD04_0		41	L7	46	19
	MAD05_0		42	K7	47	20
	MAD06_0		43	Н6	48	21
	MAD07_0		44	J7	49	22
	MAD08_0		45	K8	50	23
	MAD09_0		53	J10	63	31
	MAD10_0		54	J8	64	32
	MAD11_0		55	H10	65	33
	MAD12_0	External bus interface address bus	56	Н9	66	34
	MAD13_0		57	H7	67	35
	MAD14_0		58	G10	68	36
	MAD15_0		59	G9	69	37
	MAD16_0		63	G8	73	41
	MAD17_0		64	F10	74	42
	MAD18_0		65	F9	75	43
	MAD19_0		66	E11	76	44
	MAD20_0		67	E10	77	45
	MAD21_0		68	F8	78	46
	MAD21_0 MAD22_0		69	E9	79	47
	MAD23_0		70			
				D11	80	48
	MAD24_0		74	C10	89	52
	MCSX0_0		88	A6	103	66
	MCSX1_0		87	D7	102	65
	MCSX2_0		86	C7	101	64
	MCSX3_0	External bus interface chip select output pin	85	В7	100	63
	MCSX4_0	r r r r r r	83	D9	98	61
	MCSX5_0		82	C8	97	60
	MCSX6_0		79	B11	94	57
	MCSX7_0		77	A9	92	55



				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
External	MADATA0_0		2	C1	2	80
Bus	MADATA1_0		3	C2	3	81
	MADATA2_0		4	В3	4	82
	MADATA3_0		5	D1	5	83
	MADATA4_0		6	D2	6	84
	MADATA5_0		7	D3	7	85
	MADATA6_0		8	D5	8	86
	MADATA7_0	External bus interface data bus	9	E1	9	87
	MADATA8_0	(Address / data multiplex bus)	10	E2	10	88
	MADATA9_0		11	E3	11	89
	MADATA10_0		12	E4	12	90
	MADATA11_0		13	F1	13	91
	MADATA12_0		14	F2	14	92
	MADATA13_0		15	F3	15	93
	MADATA14_0		16	G1	16	94
	MADATA15_0		17	G2	17	95
	MDQM0_0	External bus interface byte mask signal	90	C6	105	68
	MDQM1_0	output pin	91	A5	106	69
	MALE_0	External bus interface Address Latch enable output signal for multiplex	89	В6	104	67
	MRDY_0	External bus interface external RDY input signal	96	C4	116	74
	MCLKOUT_0	External bus interface external clock output pin	84	A7	99	62
	MNALE_0	External bus interface ALE signal to control NAND Flash output pin	-	1	18	-
	MNCLE_0	External bus interface CLE signal to control NAND Flash output pin	-	1	19	-
	MNREX_0	External bus interface read enable signal to control NAND Flash	-	-	21	-
	MNWEX_0	External bus interface write enable signal to control NAND Flash	-	-	20	-
	MOEX_0	External bus interface read enable signal for SRAM	94	C5	114	72
	MWEX_0	External bus interface write enable signal for SRAM	93	D6	113	71



				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
External	INT00_0		2	C1	2	80
Interrupt	INT00_1	External interrupt request 00 input pin	82	C8	97	60
	INT00_2		87	D7	102	65
	INT01_0		3	C2	3	81
	INT01_1	External interrupt request 01 input pin	83	D9	98	61
	INT01_2		-	-	85	-
	INT02_0		4	В3	4	82
	INT02_1	External interrupt request 02 input pin	53	J10	63	31
	INT02_2		-	-	82	-
	INT03_0		93	D6	113	71
	INT03_1	External interrupt request 03 input pin	56	Н9	66	34
	INT03_2		9	E1	14	87
	INT04_0		12	E4	17	90
	INT04_1	External interrupt request 04 input pin	59	G9	69	37
	INT04_2		10	E2	15	88
	INT05_0		74	C10	89	52
	INT05_1	External interrupt request 05 input pin	65	F9	75	43
	INT05_2		11	E3	16	89
	INT06_1	E-t1	73	C11	88	51
	INT06_2	External interript request 06 input nin	45	K8	50	23
	INT07_2	External interrupt request 07 input pin	5	D1	5	83
	INT08_1	F-41'4	14	F2	19	92
	INT08_2	External interrupt request 08 input pin	8	D5	8	86
	INT09_1	E-to-aliate and a control of the con	15	F3	20	93
	INT09_2	External interrupt request 09 input pin	-	-	11	-
	INT10_1	F	16	G1	21	94
	INT10_2	External interrupt request 10 input pin	-	-	112	-
	INT11_1	E-to-alian and a second 11 in a daily	17	G2	22	95
	INT11_2	External interrupt request 11 input pin	-	-	110	-
	INT12_1	Enternal intermed and 12 in and 2	27	J4	32	5
	INT12_2	External interrupt request 12 input pin	-	-	108	-
	INT13_1	Enternal internal in 12:	28	L5	33	6
	INT13_2	External interrupt request 13 input pin	-	-	52	-
	INT14_1	Enternal intermed are not 14 in and a in	39	K6	44	17
	INT14_2	External interrupt request 14 input pin	-	-	53	-
	INT15_1	E-to-distance 15:	96	C4	116	74
	INT15_2	External interrupt request 15 input pin	-	-	54	-
	NMIX	Non-Maskable Interrupt input pin	92	B5	107	70



		Pin No				
Module	Pin name	Function	LQFP-		LQFP-	QFP-
			100	112	120	100
GPIO	P00		77	A9	92	55
	P01		78	В9	93	56
	P02		79	B11	94	57
	P03		80	A8	95	58
	P04		81	В8	96	59
	P05		82	C8	97	60
	P06		83	D9	98	61
	P07	G 1 1/0 / 0	84	A7	99	62
	P08	General-purpose I/O port 0	85	В7	100	63
	P09		86	C7	101	64
	P0A		87	D7	102	65
	P0B		88	A6	103	66
	P0C		89	B6	104	67
	P0D		90	C6	105	68
	P0E		91	A5	106	69
	P0F		92	В5	107	70
	P10		52	J11	62	30
	P11		53	J10	63	31
	P12		54	Ј8	64	32
	P13		55	H10	65	33
	P14		56	Н9	66	34
	P15		57	H7	67	35
	P16		58	G10	68	36
	P17	Consert assessed I/O most 1	59	G9	69	37
	P18	General-purpose I/O port 1	63	G8	73	41
	P19		64	F10	74	42
	P1A		65	F9	75	43
	P1B		66	E11	76	44
	P1C		67	E10	77	45
	P1D		68	F8	78	46
	P1E		69	E9	79	47
	P1F		70	D11	80	48
	P20		74	C10	89	52
	P21		73	C11	88	51
	P22		72	E8	87	50
	P23		71	D10	86	49
	P24	General-purpose I/O port 2	-	-	85	-
	P25		-	-	84	-
	P26		-	-	83	-
	P27		-	-	82	-
	P28		-	-	81	-



				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
GPIO	P30		9	E1	14	87
	P31		10	E2	15	88
	P32		11	E3	16	89
	P33		12	E4	17	90
	P34		13	F1	18	91
	P35		14	F2	19	92
	P36		15	F3	20	93
	P37	General-purpose I/O port 3	16	G1	21	94
	P38	General-purpose 1/O port 3	17	G2	22	95
	P39		18	F4	23	96
	P3A		19	G3	24	97
	P3B		20	H1	25	98
	P3C		21	H2	26	99
	P3D		22	G4	27	100
	P3E		23	Н3	28	1
	P3F		24	J2	29	2
	P40		27	J4	32	5
	P41		28	L5	33	6
	P42		29	K5	34	7
	P43		30	J5	35	8
	P44		31	H5	36	9
	P45		32	L6	37	10
	P46		36	L3	41	14
	P47	General-purpose I/O port 4	37	K3	42	15
	P48		39	K6	44	17
	P49		40	J6	45	18
	P4A		41	L7	46	19
	P4B		42	K7	47	20
	P4C		43	Н6	48	21
	P4D		44	J7	49	22
	P4E		45	K8	50	23
	P50		2	C1	2	80
	P51		3	C2	3	81
	P52		4	В3	4	82
	P53		5	D1	5	83
	P54		6	D2	6	84
	P55	General-purpose I/O port 5	7	D3	7	85
	P56	Parpose 2 o Porto	8	D5	8	86
	P57		_	-	9	-
	P58		-	-	10	-
	P59		_	-	11	-
	P5A		_	-	12	-
	P5B		-	-	13	-



			Pin No LQFP- BGA- LQFP- QFP-				
Module	Pin name	Function	LQFP-			QFP-	
CDIO	D.CO.		100	112	120	100	
GPIO	P60		96	C4	116	74	
	P61		95	B4	115	73	
	P62		94	C5	114	72	
	P63		93	D6	113	71	
	P64	General-purpose I/O port 6	-	-	112	-	
	P65		-	-	111	-	
	P66		-	-	110	-	
	P67		-	-	109	-	
	P68		-	-	108 51	-	
	P70			-		-	
	P71 P72	Consult number 1/0 mont 7	-	-	52 53	-	
	P72 P73	General-purpose I/O port 7	-	-	54	-	
			-	-		-	
	P74		- 00	- A 2	55	7.0	
	P80 P81	General-purpose I/O port 8	98 99	A3 A2	118 119	76 77	
	PE0		46	K9	56	24	
	PE2	General-purpose I/O port E	48	L9	58	26	
	PE3	General-purpose 1/O port E	49	L10	59	27	
Multi-	SINO_0		73	C11	88	51	
function		Multi-function serial interface ch.0 input pin	56	H9		34	
Serial	SIN0_1		30	П9	66	34	
0	SOT0_0	Multi-function serial interface ch.0 output	72	E8	87	50	
	(SDA0_0)	pin. This pin operates as SOT0 when it is used in	/ 2	Lo	07	30	
		a UART/CSIO/LIN (operation modes 0 to 3)					
	SOT0_1	and as SDA0 when it is used in an I^2C	57	Н7	67	35	
	(SDA0_1)	(operation mode 4).					
	CCKO O	Multi-function serial interface ch.0 clock I/O					
	SCK0_0 (SCL0_0)	pin.	71	D10	86	49	
	(SCL0_0)	This pin operates as SCK0 when it is used in					
	SCK0_1	a UART/CSIO/LIN (operation modes 0 to 3)					
	(SCL0_1)	and as SCL0 when it is used in an I ² C	58	G10	68	36	
		(operation mode 4).					
Multi-	SIN1_0	Multi-function serial interface ch.1 input pin	-	-	8	-	
function	SIN1_1	* *	53	J10	63	31	
Serial	SOT1_0	Multi-function serial interface ch.1 output			9		
1	(SDA1_0)	pin.	-	-	9	-	
		This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3)					
	SOT1_1	and as SDA1 when it is used in an I ² C	54	Ј8	64	32	
	(SDA1_1)	(operation mode 4).					
	COM O	Multi-function serial interface ch.1 clock I/O					
	SCK1_0	pin.	-	-	10	-	
	(SCL1_0)	This pin operates as SCK1 when it is used in					
	SCK1_1	a CSIO (operation modes 4) and as SCL1	55	H10	65	33	
	(SCL1_1)	when it is used in an I^2C (operation mode 4).	33	1110	0.5	33	



				Pin	No.	
Module	Pin name	Function	-		LQFP-	
			100	112	120	100
Multi-	SIN2_0		-	-	53	ı
function Serial	SIN2_1		-	-	85	-
Seriai 2	SIN2_2		59	G9	69	37
2	SOT2_0 (SDA2_0)	Multi-function serial interface ch.2 output pin.	-	-	54	-
	SOT2_1 (SDA2_1)	This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3)	-	-	84	-
	SOT2_2 (SDA2_2)	and as SDA2 when it is used in an I ² C (operation mode 4).	63	G8	73	41
	SCK2_0 (SCL2_0)	Multi-function serial interface ch.2 clock I/O	-	-	55	-
	SCK2_1 (SCL2_1)	pin. This pin operates as SCK2 when it is used in a CSIO (operation modes 2) and as SCL2	-	-	83	-
	SCK2_2 (SCL2_2)	when it is used in an I^2C (operation mode 4).	64	F10	74	42
Multi-	SIN3_0		=	-	110	-
function	SIN3_1	Multi-function serial interface ch.3 input pin	2	C1	2	80
Serial 3	SIN3_2		39	K6	44	17
3	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin.	-	-	109	-
	SOT3_1 (SDA3_1)	This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3)	3	C2	3	81
	SOT3_2 (SDA3_2)	and as SDA3 when it is used in an I ² C (operation mode 4).	40	J6	45	18
	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O	-	-	108	-
	SCK3_1 (SCL3_1)	pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3	4	В3	4	82
	SCK3_2 (SCL3_2)	when it is used in an I^2C (operation mode 4).	41	L7	46	19



				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
Multi-	SIN4_0		87	D7	102	65
function	SIN4_1	Multi-function serial interface ch.4 input pin	65	F9	75	43
Serial	SIN4_2		82	C8	97	60
4	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin.	88	A6	103	66
	SOT4_1 (SDA4_1)	This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3)	66	E11	76	44
	SOT4_2 (SDA4_2)	and as SDA4 when it is used in an I ² C (operation mode 4).	83	D9	98	61
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O	89	В6	104	67
	SCK4_1 (SCL4_1)	pin. This pin operates as SCK4 when it is used in a CSIO (operation modes 2) and as SCL4	67	E10	77	45
	SCK4_2 (SCL4_2)	when it is used in an I^2C (operation mode 4).	84	A7	99	62
	RTS4_0	NATION OF THE PROPERTY.	90	C6	105	68
	RTS4_1	Multi-function serial interface ch.4 RTS output pin	69	E9	79	47
	RTS4_2	output pin	86	C7	101	64
	CTS4_0	M. Iti fanadan anial interferenda A CTC	91	A5	106	69
	CTS4_1	Multi-function serial interface ch.4 CTS input pin	68	F8	78	46
	CTS4_2	յ ութաւ թու	85	В7	100	63
Multi-	SIN5_0		96	C4	116	74
function	SIN5_1	Multi-function serial interface ch.5 input pin	93	D6	113	93
Serial	SIN5_2		15	F3	20	93
5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin.	95	B4	115	73
	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in	-	-	112	-
	SOT5_2 (SDA5_2)	and as SDA5 when it is used in an I ² C (operation mode 4).	16	G1	21	94
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O	94	C5	114	72
	SCK5_1 (SCL5_1)	pin. This pin operates as SCK5 when it is used in a CSIO (operation modes 2) and as SCL5	-	-	111	-
	SCK5_2 (SCL5_2)	when it is used in an I^2C (operation mode 4).	17	G2	22	95



				Pin	No	
Module	Pin name	Function			LQFP-	QFP-
			100	112	120	100
Multi-	SIN6_0	Multi-function serial interface ch.6 input pin	5	D1	5	83
function	SIN6_1	Watti-runction serial interface cit.o input pin	12	E4	17	90
Serial 6	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin.	6	D2	6	84
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	11	Е3	16	89
	SCK6_0 (SCL6_0)	Iulti-function serial interface ch.6 clock I/O	7	D3	7	85
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I ² C (operation mode 4).	10	E2	15	88
Multi-	SIN7_0	Multi-function serial interface ch.7 input pin	-	-	11	-
function	SIN7_1	Wutti-runction serial interface cn. / input pin	45	K8	50	23
Serial 7	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in	-	-	12	-
	SOT7_1 (SDA7_1)	a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I ² C (operation mode 4).	44	J7	49	22
	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in	-	-	13	-
	SCK7_1 (SCL7_1)	a CSIO (operation modes 2) and as SCL7 when it is used in an I ² C (operation mode 4).	43	Н6	48	21



				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
Multi-	DTTI0X_0	Input signal controlling wave form generator	18	F4	23	96
function Timer	DTTI0X_1	outputs RTO00 to RTO05 of Multi-function timer 0.	69	E9	79	47
0	FRCK0_0	16 hit face myn timen ab 0 eytamal alask	13	F1	18	91
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin	70	D11	80	48
	FRCK0_2	input pin	53	J10	63	31
	IC00_0		17	G2	22	95
	IC00_1		65	F9	75	43
	IC00_2		54	J8	64	32
	IC01_0		16	G1	21	94
	IC01_1		66	E11	76	44
	IC01_2	16-bit input capture ch.0 input pin of	55	H10	65	33
	IC02_0	Multi-function timer 0. ICxx describes channel number.	15	F3	20	93
	IC02_1	Texa describes chamier number.	67	E10	77	45
	IC02_2		56	Н9	66	34
	IC03_0		14	F2	19	92
	IC03_1		68	F8	78	46
	IC03_2		57	H7	67	35
	RTO00_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	19	G3	24	97
	RTO00_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	-	-	86	-
	RTO01_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	20	H1	25	98
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	-	-	85	ı
	RTO02_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	21	Н2	26	99
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	-	-	84	-
	RTO03_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	22	G4	27	100
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	-	-	83	-
	RTO04_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0.	23	Н3	28	1
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	-	-	82	-
	RTO05_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0.	24	J2	29	2
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	-	-	81	-



				Pin	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
Multi-	DTTI1X_0	Input signal controlling wave form generator	8	D5	8	86
function Timer	DTTI1X_1	outputs RTO10 to RTO15 of Multi-function timer 1.	39	K6	44	17
1	FRCK1_0	16-bit free-run timer ch.1 external clock	87	D7	102	65
	FRCK1_1	input pin	44	J7	49	22
	IC10_0		88	A6	103	66
	IC10_1		40	J6	45	18
	IC11_0		89	B6	104	67
	IC11_1	16-bit input capture ch.1 input pin of	41	L7	46	19
	IC12_0	Multi-function timer 1. ICxx describes channel number.	90	C6	105	68
	IC12_1	Texx describes channel number.	42	K7	47	20
	IC13_0		91	A5	106	69
	IC13_1		43	Н6	48	21
	RTO10_0	Wave form generator output pin of	2	C1	2	80
	(PPG10_0) RTO10_1	Multi-function timer 1. This pin operates as PPG10 when it is used in	27	J4	32	5
	(PPG10_1)	PPG1 output modes.	21	J4	32	3
	RTO11_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1.	3	C2	3	81
	RTO11_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG1 output modes.	28	L5	33	6
	RTO12_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1.	4	В3	4	82
	RTO12_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	29	K5	34	7
	RTO13_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1.	5	D1	5	83
	RTO13_1 This pin operates as PPG12 when it is used in	This pin operates as PPG12 when it is used in PPG1 output modes.	30	J5	35	8
	RTO14_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1.	6	D2	6	84
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	31	Н5	36	9
	RTO15_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1.	7	D3	7	85
	RTO15_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	32	L6	37	10



				Pir	No	
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-
			100	112	120	100
Multi-	DTTI2X_0	Input signal controlling wave form generator	92	B5	107	70
function Timer	DTTI2X_1	outputs RTO20 to RTO25 of Multi-function timer 2.	92	В5	107	70
2	FRCK2_0	16-bit free-run timer ch.2 external clock input	87	D7	102	65
	FRCK2_1	pin	-	-	112	-
	IC20_0		88	A6	103	66
	IC20_1		-	-	108	-
	IC21_0		89	B6	104	67
	IC21_1	16-bit input capture ch.2 input pin of	-	-	109	-
	IC22_0	Multi-function timer 2. ICxx describes channel number.	90	C6	105	68
	IC22_1	Texx describes channel number.	-	-	110	-
	IC23_0		91	A5	106	69
	IC23_1		-	-	111	-
	RTO20_0	Wave form generator output pin of			112	
	(PPG20_0)	Multi-function timer 2.	_	-	113	-
	RTO20_1 (PPG20_1)	This pin operates as PPG20 when it is used in PPG2 output modes.	86	C7	101	64
	RTO21_0 (PPG20_0)	Wave form generator output pin of Multi-function timer 2.	-	-	112	-
	RTO21_1 (PPG20_1)	This pin operates as PPG20 when it is used in PPG2 output modes.	87	D7	102	65
	RTO22_0 (PPG22_0)	Wave form generator output pin of Multi-function timer 2.	-	-	111	-
	RTO22_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	88	A6	103	66
	RTO23_0 (PPG22_0)	Wave form generator output pin of Multi-function timer 2.	-	-	110	-
	RTO23_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	89	В6	104	67
	RTO24_0 (PPG24_0)	Wave form generator output pin of Multi-function timer 2.	-	-	109	-
	RTO24_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	90	C6	105	68
	RTO25_0 (PPG24_0)	Wave form generator output pin of Multi-function timer 2.	-	-	108	-
	RTO25_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	91	A5	106	69




				Pin	No	
Module	Pin name	Function	LQFP-	_	LQFP-	QFP-
			100	112	120	100
Quadrature	AIN0_0		9	E1	14	87
Position/ Revolution	AIN0_1	QPRC ch.0 AIN input pin	40	J6	45	18
Counter	AIN0_2		2	C1	2	80
0	BIN0_0		10	E2	15	88
	BIN0_1	QPRC ch.0 BIN input pin	41	L7	46	19
	BIN0_2		3	C2	3	81
	ZIN0_0		11	E3	16	89
	ZIN0_1	QPRC ch.0 ZIN input pin	42	K7	47	20
	ZIN0_2		4	В3	4	82
Quadrature	AIN1_1	QPRC ch.1 AIN input pin	74	C10	89	52
Position/ Revolution	AIN1_2	Qi Ke cii.1 Aliv input pin	43	Н6	48	21
Counter	BIN1_1	QPRC ch.1 BIN input pin	73	C11	88	51
1	BIN1_2	QFRC cn.1 Bitv input pin	44	J7	49	22
	ZIN1_1	QPRC ch.1 ZIN input pin	72	E8	87	50
	ZIN1_2	QFRC cn.1 ZhV input pin	45	K8	50	23
Quadrature	AIN2_0	QPRC ch.2 AIN input pin	-	-	10	-
Position/ Revolution	AIN2_1	Qi Ke cii.2 Anv input pin	83	D9	98	61
Counter	BIN2_0	QPRC ch.2 BIN input pin	-	-	11	ı
2	BIN2_1	Qi Ke cii.2 Biiv input piii	84	A7	99	62
	ZIN2_0	QPRC ch.2 ZIN input pin	-	-	12	ı
	ZIN2_1	Qi Ke ch.2 ZhV input pin	85	В7	100	63
Real-time	RTCCO_0	0.5	92	В5	107	70
clock	RTCCO_1	0.5 seconds pulse output pin of Real-time clock	55	H10	65	33
	RTCCO_2	Clock	19	G3	24	97
	SUBOUT_0		92	B5	107	70
	SUBOUT_1	Sub clock output pin	55	H10	65	33
	SUBOUT_2		19	G3	24	97



			Pin No				
Module	Pin name	Function	LQFP-	BGA-	LQFP-	QFP-	
			100	112	120	100	
RESET	INITY	External Reset Input pin.	20	17.4	12	1.6	
	INITX	A reset is valid when INITX="L".	38	K4	43	16	
Mode		Mode 0 pin.					
	MD0	During normal operation, MD0="L" must be	47	L8	57	25	
	MIDU	input. During serial programming to Flash	4/	Lo	31	23	
		memory, MD0="H" must be input.					
		Mode 1 pin.					
	MD1	During serial programming to Flash memory,	46	K9	56	24	
		MD1="L" must be input.					
POWER	VCC	Power supply Pin	1	B1	1	79	
	VCC	Power supply Pin	26	J1	31	4	
	VCC	Power supply Pin	35	K1	40	13	
	VCC	Power supply Pin	51	K11	61	29	
	VCC	Power supply Pin	76	A10	91	54	
	VCC	Power supply Pin	97	A4	117	75	
GND	VSS	GND Pin	-	B2	-		
	VSS	GND Pin	25	L1	30	3	
	VSS	GND Pin	-	K2	-		
	VSS	GND Pin	-	J3	-		
	VSS	GND Pin	-	H4	-		
	VSS	GND Pin	34	L4	39	12	
	VSS	GND Pin	50	L11	60	28	
	VSS	GND Pin	-	K10	-		
	VSS	GND Pin	-	J9	-		
	VSS	GND Pin	-	Н8	ı		
	VSS	GND Pin	-	B10	ı		
	VSS	GND Pin	-	C9	ı		
	VSS	GND Pin	75	A11	90	53	
	VSS	GND Pin	-	D8	ı		
	VSS	GND Pin	-	D4	ı		
	VSS	GND Pin	-	C3	ı		
	VSS	GND Pin	100	A1	120	78	
CLOCK	X0	Main clock (oscillation) input pin	48	L9	58	26	
	X0A	Sub clock (oscillation) input pin	36	L3	41	14	
	X1	Main clock (oscillation) I/O pin	49	L10	59	27	
	X1A	Sub clock (oscillation) I/O pin	37	K3	42	15	
	CROUT_0	Built-in high-speed CR-osc clock output port	74	C10	89	52	
	CROUT_1	Built-in high-speed CK-osc clock output port	92	B5	107	70	
Analog	AVCC	A/D converter analog power pin	60	H11	70	38	
POWER	ANZIDII	A/D converter analog reference voltage input	<i>c</i> 1	E11	71	20	
	AVRH	pin	61	F11	71	39	
Analog GND	AVSS	A/D converter GND pin	62	G11	72	40	
C pin	С	Power stabilization capacity pin	33	L2	38	11	
C PIII		1 5 01 Smornzation capacity pin			20	**	




■ I/O Circuit Type



March 11, 2015, MB9B110R-DS706-00028-3v0-E








Туре	Circuit	Remarks
Ē	P-ch Digital output R P-ch Digital output Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA When this pin is used as an I2C pin, the digital output P-ch transistor is always off +B input is available
F	P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode Control Analog input Input control	 CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA When this pin is used as an I2C pin, the digital output P-ch transistor is always off +B input is available





48



Туре	Circuit	Remarks
I	P-ch P-ch Digital output R P-ch Digital output Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input With pull-up resistor control 5 V tolerant With standby mode control I_{OH} = -4 mA, I_{OL} = 4 mA Available to control of PZR registers. When this pin is used as an I2C pin, the digital output P-ch transistor is always off
J	Mode input	CMOS level hysteresis input



■ Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

· Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E



Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

· Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

• Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

· Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.



· Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

· Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

· Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



■ Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each POWER pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ μ s when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open.



• Handling when using Multi function serial pin as I²C pin

If it is using multi function serial pin as I^2C pins, P-ch transistor of digital output is always disable. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to external I^2C bus system with power OFF.




• C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on: $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off: $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

• Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5~V tolerant I/O.







■ Memory Size

See "■Product Lineup" of " • Memory size" to confirm the memory size.



■ Memory Map • Memory Map (1)

			0×44EE EEEE	Peripherals Area
			- 0x41FF_FFFF	Reserved
	0xFFFF_FFFF		0x4006_1000	DMAC
		Reserved	0x4006_0000	DIVI/ (O
	0xE010_0000	Cortex-M3 Private		Reserved
	0xE000_0000	Peripherals	0x4004_0000	
			0x4003_F000	EXT-bus I/F
			0x4003_C000	Reserved
		Reserved	0x4003_B000	RTC
			0x4003_A000	Watch Counter
	0x7000_0000		0x4003_9000	CRC
		External Device	0x4003_8000	MFS
	0x6000_0000	Area		Reserved
		Decembed	0x4003_6000	LVD Ctrl
	0x4400_0000	Reserved	0x4003_5000 0x4003_4000	Reserved
		32Mbyte	0x4003_4000 0x4003_3000	GPIO
	0x4200_0000	Bit band alias	0x4003_2000	Reserved
		Peripherals	0x4003_1000	Int-Req. Read
	0x4000_0000	· onpriorate	0x4003_0000	EXTI
		Reserved	0x4002_F000	Reserved CR Trim
	0x2400_0000	Reserved	0x4002_E000	CR IIIII
	0.2400_0000	32Mbyte	0x4002_8000	Reserved
	0x2200_0000	Bit band alias	0x4002_7000	A/DC
	0x200E_1000	Reserved	0x4002_6000	QPRC
	0x200E_0000	WorkFlash I/F	0x4002_5000	Base Timer
	0x200C_0000	WorkFlash	0x4002_4000	PPG
	0x2008_0000	Reserved	0x4002_3000	Reserved
	0x2000_0000	SRAM1	0x4002_2000	MFT unit2 MFT unit1
See the next page "●Memory Map (2), (3)"	0x1FFF_0000	SRAM0	0x4002_1000 0x4002_0000	MFT unit0
for the memory size	0x0010_2000	Reserved	0,4004 6000	Reserved
details.	0x0010_0000	Security/CR Trim	0x4001_6000 0x4001_5000	Dual Timer
			0x4001_3000	Reserved
		MainFlash	0x4001_2000	SW WDT
	00000 0000		0x4001_1000	HW WDT
	0x0000_0000		0x4001_0000	Clock/Reset
			0x4000_1000	Reserved
			- 0x4000_0000	MainFlash I/F



Memory Map (2)

	MB9BF116N/R			MB9BF115N/R	
0x200E_0000		/	0x200E_0000		/
	Reserved	/ >		Reserved	/
0.0000.0000	110001100	WorkFlash 32Kbyte	00000 0000		32Kbyte
0x200C_8000		lash yte	0x200C_8000		/te
0x200C_0000	SA0-3 (8KBx4)		0x200C_0000	SA0-3 (8KBx4)	
5/1 <u>2</u> 000_0000	December		0.2000_0000		
0x2000_8000	Reserved			Reserved	
			0x2000_6000		
	SRAM1		0x2000_0000		
	32Kbyte			SRAM1	
	-			24Kbyte	
0x2000_0000			0x2000_0000		
				ODAMO	
	SRAM0			SRAM0 24Kbyte	
	32Kbyte		0x1FFF_A000	.,	
0x1FFF_8000					
	Reserved			Reserved	
0x0010_2000			0x0010_2000		
0x0010_1000	CR trimming		0x0010_1000	CR trimming	
0x0010_0000	Security		0x0010_0000	Security	
	Reserved				
0x0008_0000					
				Reserved	
			0x0006_0000		
	SA10-15 (64KBx6)				
		Mair 512l		SA10-13 (64KBx4)	
		MainFlash 512Kbyte			38,
					384Kbyte
	SA8-9 (48KBx2)			SA8-9 (48KBx2)	Ö.
	,			,	
0x0000_0000	SA4-7 (8KBx4)		0x0000_0000	SA4-7 (8KBx4)	

^{*:} See "MB9B510R/410R/310R/110R Series Flash programming Manual" for sector structure of Flash.



Memory Map (3)

● Memory Map (3)					
	MB9BF114N/R			MB9BF112N/R	
0x200E_0000	Reserved	WorkFlash 32Kbyte	0x200E_0000	Reserved	WorkFlash 32Kbyte
0x200C_8000	SA0-3 (8KBx4)	=lash oyte	0x200C_8000 _	SA0-3 (8KBx4)	-Tash ⊳yte
0x200C_0000	SAU-3 (GRBX4)		0x200C_0000		
	Reserved			Reserved	
0x2000_4000	SRAM1		0x2000_2000		
0x2000_0000	16Kbyte		0x2000_0000	SRAM1 8Kbyte SRAM0	
0x1FFF_C000	SRAM0 16Kbyte		0x1FFF_E000	8Kbyte	
	Reserved			Reserved	
0x0010_2000 0x0010_1000	CR trimming		0x0010_2000 0x0010_1000	CR trimming	
0x0010_0000	Security		0x0010_0000	Security	
	Reserved			Reserved	
0x0004_0000				1.0001104	
	SA10-11 (64KBx2)	Maii 256	0x0002_0000		
	SA8-9 (48KBx2)	MainFlash 256Kbyte		SA8-9 (48KBx2)	MainFlash 128Kbyte
0x0000_0000	SA4-7 (8KBx4)		0x0000_0000	SA4-7 (8KBx4)	lash

^{*:} See "MB9B510R/410R/310R/110R Series Flash programming Manual" for sector structure of Flash.



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AIID	MainFlash I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	A DDO	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Multi-function timer unit1
0x4002_2000	0x4002_3FFF		Multi-function timer unit2
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	A DD 1	Base Timer
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_5FFF		Low-Voltage Detector
0x4003_6000	0x4003_6FFF	APB2	Reserved
0x4003_7000	0x4003_7FFF	AF D2	CAN prescaler
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_EFFF		Reserved
0x4003_F000	0x4003_FFFF		External Memory interface
0x4004_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF	A LID	DMAC register
0x4006_1000	0x41FF_FFFF	AHB	Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register



■ Pin Status in Each CPU State

The terms used for pin status have the following meanings.

• INITX=0

This is the period when the INITX pin is the "L" level.

INITX=

This is the period when the INITX pin is the "H" level.

· SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

· SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

· Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

· Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

· Setting disabled

Indicates that the setting is disabled.

· Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

· Analog input is enabled

Indicates that the analog input is enabled.

· Trace output

Indicates that the trace function can be used.



• List of Pin Status

	oi Pili Status						
Pin		Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode o	or sleep mode ate
status type	Function group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable
,,		-	INITX=0	INITX=1	INITX=1	INIT	X=1
		-	-	-	-	SPL=0	SPL=1
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous	Internal
		disabled	disabled	distroica	state	state	input fixed
A					state	state	at "0"
A	M	Innut	Innut	Innut	Innut	Innut	
	Main crystal	Input	Input	Input	Input	Input	Input
	oscillator input	enabled	enabled	enabled	enabled	enabled	enabled
	pin						
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous	Internal
					state	state	input fixed
							at "0"
	Main crystal	Hi-Z/	Hi-Z/	Hi-Z/	Maintain	Maintain	Maintain
В	oscillator output	Internal input	Internal	Internal	previous	previous	previous
	-	-			_	state/ Hi-Z	state/ Hi-Z
	pin	fixed at "0"/	input fixed	input fixed	state		
		or Input	at "0"	at "0"		at oscillation	at oscillation
		enable				stop*1/	stop*1/
						Internal	Internal
						input fixed	input fixed
						at "0"	at "0"
	INITX input pin	Pull-up/	Pull-up/	Pull-up/	Pull-up/	Pull-up/	Pull-up/
C		Input	Input	Input	Input	Input	Input
		enabled	enabled	enabled	enabled	enabled	enabled
D	Mode input pin	Input enabled	Input	Input	Input	Input	Input
D			enabled	enabled	enabled	enabled	enabled
	JTAG	Hi-Z	Pull-up/	Pull-up/	Maintain	Maintain	Maintain
	selected		Input	Input	previous	previous	previous
			enabled	enabled	state	state	state
Е	GPIO	Setting	Setting	Setting			Hi-Z/
-	selected	disabled	disabled	disabled			Internal
	serected	disabled	disabled	distroica			input fixed
							at "0"
	Trace selected	Setting	Setting	Setting	Maintain	Maintain	Trace output
	External interrupt	disabled	disabled	disabled	previous	previous	Maintain
	enabled selected	uisabieu	uisabieu	uisabieu	state	state	previous
	enabled selected				state	state	^
F	CPIC	11, 2	11' 7'	11.27			state
	GPIO	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	selected, or other		Input	Input			Internal
	than above		enabled	enabled			input fixed
	resource selected						at "0"



		Power-on reset	INITX input	Device	Run mode or	Timer mode o	or sleep mode
Dia		or low-voltage	state	internal reset	sleep mode		ate
Pin status	Function group	detection state Power supply		state	state Power supply		
type	Function group	unstable	Power supply stable		stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
	Trace selected	Setting	Setting	Setting	Maintain	Maintain	Trace output
		disabled	disabled	disabled	previous	previous	
G	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	state	state	Hi-Z/
G	or other than		Input	Input			Internal
	above resource		enabled	enabled			input fixed
	selected						at "0"
	External interrupt	Setting	Setting	Setting	Maintain	Maintain	Maintain
	enabled selected	disabled	disabled	disabled	previous	previous	previous
					state	state	state
Н	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	or other than		Input	Input			Internal
	above resource		enabled	enabled			input fixed
	selected						at "0"
	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	Maintain	Maintain	Hi-Z/
I	resource selected		Input	Input	previous	previous	Internal
1			enabled	enabled	state	state	input fixed
							at "0"
	NMIX selected	Setting	Setting	Setting	Maintain	Maintain	Maintain
		disabled	disabled	disabled	previous	previous	previous
					state	state	state
J	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	or other than		Input	Input			Internal
	above resource		enabled	enabled			input fixed
	selected						at "0"



Pin		Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode o	or sleep mode ate
status type	Function group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	pply stable
'		-	INITX=0	INITX=1	INITX=1	INIT	X=1
		-	-	-	-	SPL=0	SPL=1
	Analog input	Hi-Z	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	selected		Internal	Internal	Internal	Internal	Internal
			input fixed	input fixed	input fixed	input fixed	input fixed
			at "0"/	at "0"/	at "0"/	at "0"/	at "0"/
			Analog	Analog	Analog	Analog	Analog
K			input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled
	GPIO selected,	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	or other than	disabled	disabled	disabled	previous	previous	Internal
	above resource				state	state	input fixed
	selected						at "0"
	External interrupt	Setting	Setting	Setting	Maintain	Maintain	Maintain
	enabled selected	disabled	disabled	disabled	previous	previous	previous
					state	state	state
	Analog input	Hi-Z	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	selected		Internal	Internal	Internal	Internal	Internal
			input fixed	input fixed	input fixed	input fixed	input fixed
L			at "0"/	at "0"/	at "0"/	at "0"/	at "0"/
L			Analog	Analog	Analog	Analog	Analog
			input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled
	GPIO selected,	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	or other than	disabled	disabled	disabled	previous	previous	Internal
	above resource				state	state	input fixed
	selected						at "0"
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous	Internal
					state	state	input fixed
M							at "0"
	Sub crystal	Input	Input	Input	Input	Input	Input
	oscillator input	enabled	enabled	enabled	enabled	enabled	enabled
	pin						



Pin		Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode o	•
status type	Function group	Power supply unstable	Power supply stable		Power supply stable	Power sup	pply stable
		-	INITX=0	INITX=1	INITX=1	INIT	X=1
		-	-	-	-	SPL=0	SPL=1
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous state	Internal
					state		input fixed
							at "0"
	Sub crystal	Hi-Z/	Hi-Z/	Hi-Z/	Maintain	Maintain	Maintain
	oscillator output	Internal input	Internal	Internal	previous	previous state/	previous
N	pin	fixed at "0"/	input fixed	input fixed	state	Hi-Z at	state/ Hi-Z
	•	or Input	at "0"	at "0"		oscillation	at
		enable				stop*2/	oscillation
						Internal input	stop*2/
						fixed at "0"	Internal
							input fixed
							at "0"
	GPIO selected	Hi-Z	Hi-Z/	Hi-Z/	Maintain	Maintain	Hi-Z/
			Input	Input	previous	previous state	Internal
О			enabled	enabled	state	F	input fixed
							at "0"
		Input	Input	Input	Input	Input	Input
	Mode input pin	enabled	enabled	enabled	enabled	enabled	enabled
P		enabled	enableu	enableu			
r		Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	GPIO selected	disabled	disabled	disabled	previous	previous	Input
		disabled	disubled	disabled	state	state	enabled

^{*1:} Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, and Stop mode. *2: Oscillation is stopped at Stop mode.



■ Electrical Characteritics

1. Absolute Maximum Ratings

Donomoton	C: usals al	Ra	ting	1.1.4.14	Damanda
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	V_{CC}	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Analog power supply voltage* ^{1, *3}	AV_{CC}	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Analog reference voltage*1, *3	AVRH	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Input voltage*1	V _I	V _{SS} - 0.5	$V_{CC} + 0.5$ ($\leq 6.5 \text{ V}$)	V	
		V_{SS} - 0.5	$V_{SS} + 6.5$	V	5 V tolerant
Analog pin input voltage*1	V_{IA}	V _{SS} - 0.5	$AV_{CC} + 0.5$ ($\leq 6.5 \text{ V}$)	V	
Output voltage*1	Vo	V _{SS} - 0.5	$V_{CC} + 0.5$ ($\leq 6.5 \text{ V}$)	V	
Clamp maximum current	I_{CLAMP}	-2	+2	mA	*7
Clamp total maximum current	$\Sigma [I_{CLAMP}]$		+20	mA	*7
			10	mA	4 mA type
L level maximum output current*4	I_{OL}	-	20	mA	12 mA type
			39	mA	P80, P81
			4	mA	4 mA type
L level average output current*6	I_{OLAV}	-	12	mA	12 mA type
			18.5	mA	P80, P81
L level total maximum output current	$\sum I_{\mathrm{OL}}$	-	100	mA	
L level total average output current*6	$\sum I_{OLAV}$	-	50	mA	
			- 10	mA	4 mA type
H level maximum output current*4	I_{OH}	-	- 20	mA	12 mA type
			- 39	mA	P80, P81
			- 4	mA	4 mA type
H level average output current*5	I_{OHAV}	-	- 12	mA	12 mA type
			- 20.5	mA	P80, P81
H level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
H level total average output current*6	$\sum I_{OHAV}$	_	- 50	mA	
Power consumption	P_{D}		1000	mW	
Storage temperature	T_{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

^{*3:} Ensure that the voltage does not to exceed $V_{CC} + 0.5 \text{ V}$, for example, when the power is turned on.

^{*4:} The maximum output current is the peak value for a single pin.

^{*5:} The average output is the average current for a single pin over a period of 100 ms.


^{*6:} The total average output current is the average current for all pins over a period of 100 ms.



*7:

- See "■ List of Pin Functions" and "■ I/O Circuit Type" about +B input available pin.
- Use within recommended operating conditions.
- Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumpsion modes, the +B input
 potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and
 this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.

The following is a recommended circuit example (I/O equivalent circuit).



<WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

	Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
Г			Conditions	Min	Max	Ullit	Remarks
Power supply	voltage	V_{CC}	-	$2.7*^2$	5.5	V	
Analog powe	r supply voltage	AV_{CC}	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog reference voltage		AVRH	-	2.7	AV_{CC}	V	
Smoothing ca	Smoothing capacitor		-	1	10	μF	For built-in regulator*1
Operating temperature	FPT-100P-M23 FPT-120P-M37	T_{A}	When mounted on four-layer PCB	- 40	+ 85	°C	
-	FPT-100P-M36 BGA-112P-M04	T_{A}	-	- 40	+ 85	°C	

^{*1:} See " · C Pin" in "■ Handling Devices" for the connection of the smoothing capacitor.

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.



3. DC Characteristics

(1) Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Cumbal	Pin	(' CC	Conditions	Va	lue			
Parameter	Symbol	name		Conditions	Typ*3	Max*4	Unit	Remarks	
Run mode			PLL	CPU: 144 MHz, Peripheral: 72 MHz, Main Flash 2 Wait TraceBuffer: ON FRWTR.RWT = 10 FSYNDN.SD = 000 FBFCR.BE = 1	85	117	mA	*1, *5	
	I _{CC}		Run mode	CPU: 72 MHz, Peripheral: 72 MHz, Main Flash 0 Wait TraceBuffer: OFF FRWTR.RWT = 00 FSYNDN.SD = 000 FBFCR.BE = 0	52	70	mA	*1, *5	
current		VCC	High-speed CR Run mode	CPU/ Peripheral: 4 MHz* ² Main Flash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	5	17	mA	*1	
				Sub Run mode	CPU/ Peripheral: 32 kHz Main Flash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	1.3	14	mA	*1, *6
			Low-speed CR Run mode	CPU/ Peripheral: 100 kHz Main Flash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	1.3	14	mA	*1	
			PLL Sleep mode	Peripheral : 72 MHz	28	43	mA	*1, *5	
Sleep	T		High-speed CR Sleep mode	Peripheral : 4 MHz* ²	3	16	mA	*1	
mode current	I_{CCS}	I _{CCS}	Sub Sleep mode	Peripheral : 32 kHz	1	14	mA	*1, *6	
			Low-speed CR Sleep mode	Peripheral: 100 kHz	1	14	mA	*1	

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} $T_A = +25$ °C, $V_{CC} = 5.5 \text{ V}$

^{*4:} T_A =+85°C, V_{CC} =5.5 V

^{*5:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



Parameter	Symbol	Pin name		Conditions		Value Typ* ² Max* ²		Remarks
		I _{CCT} VCC	Main	$T_A = +25$ °C, When LVD is off	3.2	6	mA	*1, *3
Timer mode	I_{CCT}		Timer mode	$T_A = +85$ °C, When LVD is off	-	15	mA	*1, *3
current			Sub Timer mode	$T_A = +25$ °C, When LVD is off	0.9	3	mA	*1, *4
				$T_A = +85$ °C, When LVD is off	-	12	mA	*1, *4
Stop	I_{CCH}	I _{CCH}	Stop mode	$T_A = +25$ °C, When LVD is off	0.8	3	mA	*1
mode current				$T_A = +85$ °C, When LVD is off	-	12	mA	*1

^{*1:} When all ports are fixed.

· Low-Voltage Detection Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
		name		Тур	Max	01111	
Low voltage detection circuit (LVD) power supply current	I_{CCLVD}	VCC	At operation for interrupt $V_{CC} = 5.5 \text{ V}$	4	7	μА	At not detect

· Flash Memory Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

			('	((2.7 + 6	0 5.5 1, 1 55	O 1, 1	A = 10 C to + 03 C
Parameter	Symbol	Pin	Conditions	Value		Llmit	Domorko
		name		Тур	Max	Unit	Remarks
Flash memory write/erase current	I _{CCFLASH}	VCC	MainFlash At Write/Erase	11.4	13.1	mA	*
			WorkFlash At Write/Erase	11.4	13.1	mA	*

^{*:} The current at which to write or erase Flash memory, I_{CCFLASH} is added to I_{CC}.

· A/D Converter Current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Pin Conditions	Value		Unit	Remarks
		name	Conditions	Тур	Max	Offic	Remarks
Power supply current	I_{CCAD}	AVCC	At 1unit operation	0.47	0.62	mA	
			At stop	0.06	25	μΑ	
Reference power supply current	${ m I}_{ m CCAVRH}$	AVRH	At 1unit operation AVRH=5.5 V	1.1	1.96	mA	
			At stop	0.06	4	μΑ	

^{*2:} V_{CC}=5.5 V

^{*3:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*4:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



(2) Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions		Value)	Unit	Remarks
1 arameter	Symbol	i iii iiaiiie	Conditions	Min	Тур	Max	Offic	Remarks
H level input voltage (hysteresis	V_{IHS}	CMOS hysteresis input pin, MD0, MD1	-	$V_{CC} \times 0.8$	-	$V_{CC} + 0.3$	V	
input)		5 V tolerant input pin	-	$V_{CC} \times 0.8$	-	$V_{SS} + 5.5$	V	
L level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	
input)		5 V tolerant input pin	-	V _{SS} - 0.3	-	$V_{\text{CC}} \times 0.2$	V	
H level output voltage		4 mA type	$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OH} = -2 \text{ mA}$	V _{CC} - 0.5	1	$V_{\rm CC}$	V	
	V _{OH}	12 mA type	$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -12 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OH} = -8 \text{ mA}$	V _{CC} - 0.5	-	V_{CC}	V	
		P80, P81	$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -20.5 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OH} = -13.0 \text{ mA}$	V _{CC} - 0.4	-	$V_{\rm CC}$	V	



		Pin	0 111		Value		11. 4	Б
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			$V_{CC} \ge 4.5 \text{ V}$					
		4 mA type	$I_{OL} = 4 \text{ mA}$	V_{SS}	_	0.4	V	
		· iii rejpe	$V_{\rm CC}$ < 4.5 V	* 55		0.1	•	
			$I_{OL} = 2 \text{ mA}$					
			$V_{CC} \ge 4.5 \text{ V}$					
L level	V_{OL}	12 mA type	$I_{OL} = 12 \text{ mA}$	V_{SS}	_	0.4	V	
output voltage	· OL	12 mA type	$V_{\rm CC}$ < 4.5 V	V SS		0.4	'	
			$I_{OL} = 8 \text{ mA}$					
		P80, P81	$V_{CC} \ge 4.5 \text{ V}$	$ m V_{SS}$	-	0.4	V	
			$I_{OL} = 18.5 \text{ mA}$					
			$V_{\rm CC}$ < 4.5 V					
			$I_{OL} = 10.5 \text{ mA}$					
Input leak current	${ m I}_{ m IL}$	-	-	- 5	-	+5	μΑ	
Pull-up	D	D 11 .	$V_{CC} \ge 4.5 \text{ V}$	25	50	100	1.0	
resistance value	$R_{ m PU}$	Pull-up pin	$V_{\rm CC} < 4.5~V$	30	80	200	kΩ	
		Other than						
		VCC,						
Input	C_{IN}	VSS,			5	15	pF	
capacitance	CIN	AVCC,	-	_	5	15	pr	
		AVSS,						
		AVRH						



4. AC Characteristics


(1) Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions		lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Offic	Remarks
			$V_{CC} \ge 4.5 \text{ V}$	4	48	MHz	When crystal oscillator
Input frequency	f_{CH}		$V_{\rm CC}$ < 4.5 V	4	20	WILLS	is connected
input frequency	1CH		$V_{CC} \ge 4.5 \text{ V}$	4	48	MHz	When using external
			$V_{\rm CC}$ < 4.5 V	4	20	WILL	clock
Input clock cycle	t	X0	$V_{CC} \ge 4.5 \text{ V}$	20.83	250	ns	When using external
input clock cycle	t _{CYLH}	X1	$V_{\rm CC}$ < 4.5 V	50	250	115	clock
Input clock pulse	_		Pwh/tcylh	45	55	%	When using external
width	_		Pwl/tcylh	73	33	70	clock
Input clock rise	$t_{CF,}$		_	_	5	ns	When using external
time and fall time	t_{CR}				3	113	clock
	f_{CM}	-	-	-	144	MHz	Master clock
	f_{CC}	-	_	_	144	MHz	Base clock
Internal operating			_		177		(HCLK/FCLK)
clock*1 frequency	f_{CP0}	-	-	-	72	MHz	APB0 bus clock*2
	f_{CP1}	-	-	-	72	MHz	APB1 bus clock* ²
	f_{CP2}	-	-	-	72	MHz	APB2 bus clock* ²
	+			6.94		ne	Base clock
Total and the second second	t _{CYCC}	1	-	0.94	-	ns	(HCLK/FCLK)
Internal operating clock* ¹ cycle time	t_{CYCP0}	-	-	13.8	-	ns	APB0 bus clock*2
ciock* cycle time	t_{CYCP1}	-	-	13.8	-	ns	APB1 bus clock*2
	t_{CYCP2}	-	-	13.8	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

^{*2:} For about each APB bus which each peripheral is connected to, see "■ Block Diagram" in this data sheet.






(2) Sub Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Symbol	name	Conditions	Min	Тур	Max	Ullit	ixemaiks	
Input frequency	1/ t _{CYLL}		-	ı	32.768	-	kHz	When crystal oscillator is connected	
		X0A	-	32	-	100	kHz	When using external clock	
Input clock cycle	t_{CYLL}	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwh/tcyll Pwl/tcyll	45	-	55	%	When using external clock	



(3) Internal CR Oscillation Characteristics

· High-speed Internal CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

			\\(\frac{1}{10} = \frac{1}{10} \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			. 33		
Parameter	Symbol	Conditions		Value		Unit	Remarks	
Tarameter	Cymbol	Obliditions	Min	Тур	Max	Oill	Romans	
Clock frequency		$T_A = +25^{\circ}C$	3.96	4	4.04			
	f_{CRH}	$T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$	3.84	4	4.16	MHz	When trimming* ¹	
Clock frequency		$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	3.8	4	4.2	MITIZ		
		$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	3	4	5		When not trimming	
Frequency stability time	t_{CRWT}	-	-	-	90	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

· Low-speed Internal CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Conditions	Value			Unit	Remarks
	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	$ m f_{CRL}$	-	50	100	150	kHz	

^{*2:} Frequency stable time is time to stable of the frequency of the High-speed CR. clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Cymbol	Value			Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Offic	Remarks	
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs		
PLL input clock frequency	f_{PLLI}	4	-	16	MHz		
PLL multiple rate	-	13	-	75	multiple		
PLL macro oscillation clock frequency	f_{PLLO}	200	-	300	MHz		
Main PLL clock frequency* ²	f_{CLKPLL}	_	-	40	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.


(4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Remarks	
Falametei	Symbol	Min	Тур	Max	Offic	Remarks	
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	1	-	μs		
PLL input clock frequency	f_{PLLI}	3.8	4	4.2	MHz		
PLL multiple rate	-	50	1	71	multiple		
PLL macro oscillation clock frequency	f_{PLLO}	190	ı	300	MHz		
Main PLL clock frequency* ²	f_{CLKPLL}	-	-	40	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



^{*2:} For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

^{*2:} For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".



(5) Reset Input Characteristics


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Cyllibol	name	Conditions	Min	Max		Remarks
Reset input time	t _{INITX}	INITX	-	500	-	ns	

(6) Power-on Reset Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Symbol	Pin	Val	ue	Unit	Remarks
Parameter	Symbol	name	Min	Max	Offic	Remarks
Power supply rising time	t _{VCCR}		0	-	ms	
Power supply shut down time	t _{OFF}	VCC	1	-	ms	
Time until releasing Power-on reset	t _{PRT}		0.57	0.76	ms	



Glossary

• VCC_minimum $\,$: Minimum $\,$ V_{CC} of recommended operating conditions

· VDH_minimum : Minimum release voltage of Low-Voltage detection reset.

See "6. Low-Voltage Detection Characteristics"




(7) External Bus Timing

· External bus clock output characteristics

 $(V_{CC} = 2.7 \text{V to } 5.5 \text{V}, V_{SS} = 0 \text{V}, T_A = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C})$

Parameter	Symbol Pin name		Conditions	Va	Unit	
	Symbol	Pili lialile	Conditions	Min	Max	Uill
Output fraguency	4	MCLKOUT*1	$V_{CC} \ge 4.5 \text{ V}$	-	50* ²	MHz
Output frequency	^L CYCLE	MICLKOUT"	$V_{\rm CC}$ < 4.5 V	-	$32*^3$	MHz


- *1: External bus clock (MCLKOUT) is divided clock of HCLK.
 - For more information about setting of clock divider, see "CHPATER 12: External Bus Interface" in "FM3 Family PERIPHERAL MANUAL".
 - When external bus clock is not output, this characteristic does not give any effect on external bus operation.
- *2: When AHB bus clock frequency is more than 100 MHz, the divider setting for MCLKOUT must be more than 4.
- *3: When AHB bus clock frequency is more than 64 MHz, the divider setting for MCLKOUT must be more than 4.



• External bus signal input/output characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input share staristics	V_{IH}		$0.8 \times V_{CC}$	V	
Signal input characteristics	$V_{ m IL}$		$0.2 \times V_{CC}$	V	
Cional autout aliamatanistica	V_{OH}	-	$0.8 \times V_{CC}$	V	
Signal output characteristics	V_{OL}		$0.2 \times V_{CC}$	V	






· Separate Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

		D:		Va	lue	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
MOEX Min pulse width	t _{OEW}	MOEX	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	MCLK×n-3	-	ns
$MCSX \downarrow \rightarrow Address$	t	MCSX[7:0]	$V_{CC} \ge 4.5 \text{ V}$	-9	+9	ns
output delay time	t _{CSL-AV}	MAD[24:0]	$V_{\rm CC}$ < 4.5 V	-12	+12	113
$MOEX \uparrow \rightarrow$	torry	MOEX	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	ns
Address hold time	t _{OEH - AX}	MAD[24:0]	V_{CC} < 4.5 V	U	MCLK×m+12	115
$MCSX \downarrow \rightarrow$	t		$V_{CC} \ge 4.5 \text{ V}$	MCLK×m-9	MCLK×m+9	ns
MOEX ↓ delay time	t _{CSL - OEL}	MOEX	$V_{\rm CC}$ < 4.5 V	MCLK×m-12	MCLK×m+12	115
$MOEX \uparrow \rightarrow$	+	MCSX[7:0]	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	ns
MCSX ↑ time	t _{OEH - CSH}		V_{CC} < 4.5 V	U	MCLK×m+12	115
$MCSX \downarrow \rightarrow$	t	MCSX	$V_{CC} \ge 4.5 \text{ V}$	MCLK×m-9	MCLK×m+9	ns
MDQM ↓ delay time	t _{CSL - RDQML}	MDQM[1:0]	V_{CC} < 4.5 V	MCLK×m-12	MCLK×m+12	118
Data set up →		MOEX	$V_{CC} \ge 4.5 \text{ V}$	20	-	ne
MOEX ↑ time	t _{DS - OE}	MADATA[15:0]	$V_{CC} < 4.5 \text{ V}$	38	-	ns
$MOEX \uparrow \rightarrow$	4	MOEX	$V_{CC} \ge 4.5 \text{ V}$	0		
Data hold time	t _{DH - OE}	MADATA[15:0]	V_{CC} < 4.5 V	U	-	ns
MWEX	+	MWEX	$V_{CC} \ge 4.5 \text{ V}$	MCLK×n-3		ne
Min pulse width	$t_{ m WEW}$	WWEA	V_{CC} < 4.5 V	MCLK×II-3	-	ns
$MWEX \uparrow \rightarrow Address$	4	MWEX	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	ma
output delay time	t _{WEH - AX}	MAD[24:0]	V_{CC} < 4.5 V	U	MCLK×m+12	ns
$MCSX \downarrow \rightarrow$	4		$V_{CC} \ge 4.5 \text{ V}$	MCLK×n-9	MCLK×n+9	ma
MWEX ↓ delay time	t _{CSL - WEL}	MWEX	$V_{\rm CC}$ < 4.5 V	MCLK×n-12	MCLK×n+12	ns
$MWEX \uparrow \rightarrow$	4	MCSX[7:0]	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	ma
MCSX ↑ delay time	t _{WEH - CSH}		V_{CC} < 4.5 V	U	MCLK×m+12	ns
$MCSX \downarrow \rightarrow$	4	MCSX	$V_{CC} \ge 4.5 \text{ V}$	MCLK×n-9	MCLK×n+9	ma
MDQM ↓ delay time	$t_{CSL-WDQML}$	MDQM[1:0]	$V_{\rm CC}$ < 4.5 V	MCLK×n-12	MCLK×n+12	ns
$MCSX \downarrow \rightarrow$	4	MCSX	$V_{CC} \ge 4.5 \text{ V}$	MCLK-9	MCLK+9	
Data output time	t _{CSL - DV}	MADATA[15:0]	$V_{\rm CC}$ < 4.5 V	MCLK-12	MCLK+12	ns
$MWEX \uparrow \rightarrow$		MWEX	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	m.c.
Data hold time	t _{WEH - DX}	MADATA[15:0]	$V_{\rm CC}$ < 4.5 V	0	MCLK×m+12	ns

Note: When the external load capacitance = 30 pF. (m = 0 to 15, n = 1 to 16)








• Separate Bus Access Synchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Cymbol	Din nama	Conditions	Va	lue	Linit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
Address delay time		MCLK	$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
Address delay time	t_{AV}	MAD[24:0]	V_{CC} < 4.5 V	1	12	118	
	t		$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
MCSX delay time	t _{CSL}	MCLK	$V_{CC} < 4.5 \text{ V}$		12	115	
WICSA delay time	toory	MCSX[7:0]	$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
t _{CSH}			V_{CC} < 4.5 V		12	115	
	tore		$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
MOEX delay time	t_{REL}	MCLK	$V_{\rm CC}$ < 4.5 V	1	12	113	
WIOLX delay time	t _{REH}	MOEX $V_{CC} \ge 4.5 \text{ V}$		1	9	ns	
	^t REH		$V_{\rm CC}$ < 4.5 V		12	113	
Data set up →	t _{DS}	MCLK	$V_{CC} \ge 4.5 \text{ V}$	19		ns	
MCLK ↑ time	US	MADATA[15:0]	V_{CC} < 4.5 V	37		115	
$MCLK \uparrow \rightarrow$	t _{DH}	MCLK	$V_{CC} \ge 4.5 \text{ V}$	0		ns	
Data hold time	ФН	MADATA[15:0]	$V_{CC} < 4.5 \text{ V}$	0		113	
	trans		$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
MWEX delay time	$t_{ m WEL}$	MCLK	$V_{\rm CC}$ < 4.5 V	1	12	113	
WIWEZ delay time	t _{weh}	MWEX	$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
	twen		V_{CC} < 4.5 V		12	113	
	t		$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
MDQM[1:0]	$t_{ m DQML}$	MCLK	V_{CC} < 4.5 V		12	115	
delay time	+	MDQM[1:0]	$V_{CC} \ge 4.5 \text{ V}$	1	9	ns	
	t_{DQMH}		V_{CC} < 4.5 V	1	12	118	
$MCLK \uparrow \rightarrow$		MCLK,	$V_{CC} \ge 4.5 \text{ V}$	MCLK+1	MCLK+18	ne	
Data output time	$t_{ m ODS}$	MADATA[15:0]	V_{CC} < 4.5 V	WICLK+1	MCLK+24	ns	
$MCLK \uparrow \rightarrow$	t	MCLK	$V_{CC} \ge 4.5 \text{ V}$	1	18	ns	
Data hold time	t_{OD}	MADATA[15:0]	$V_{CC} < 4.5 \text{ V}$	1	24	115	

Note: When the external load capacitance = 30 pF.






• Multiplexed Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Parameter Symbol Pin name		Conditions	Va	Unit	
Parameter			Conditions	Min	Max	Unit
Multiplexed	4		$V_{CC} \ge 4.5 \text{ V}$	0	10	m.c
address delay time	t _{ALE-CHMADV}	MALE	$V_{\rm CC}$ < 4.5 V	U	20	ns
Multiplexed	4	MADATA[15:0]	$V_{CC} \ge 4.5 \text{ V}$	MCLK×n+0	MCLK×n+10	
address hold time	^L CHMADH		$V_{\rm CC} < 4.5 \ { m V}$	MCLK×n+0	MCLK×n+20	ns

Note: When the external load capacitance = 30 pF. (m = 0 to 15, n = 1 to 16)






• Multiplexed Bus Access Synchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Cymbol	Pin name	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	Finname	Conditions	Min	Max	Offic	Remaiks	
	4		$V_{CC} \ge 4.5 \text{ V}$	1	9	ns		
MALE delay time	t_{CHAL}	MCLK	$V_{\rm CC}$ < 4.5 V	1	12	ns		
MALE delay tille	+	ALE	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	1	9	ns		
	t_{CHAH}		$V_{\rm CC}$ < 4.5 V	1	12	ns		
$MCLK \uparrow \rightarrow$			$V_{CC} \ge 4.5 \text{ V}$					
Multiplexed	t_{CHMADV}			1	t_{OD}	ns		
Address delay time		MCLK	$V_{\rm CC}$ < 4.5 V					
$MCLK \uparrow \rightarrow$		MADATA[15:0]	$V_{CC} \ge 4.5 \text{ V}$					
Multiplexed	t_{CHMADX}			1	t_{OD}	ns		
Data output time			$V_{\rm CC}$ < 4.5 V					

Note: When the external load capacitance = 30 pF.






· NAND Flash Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Doromotor	Symbol	Din nama	Conditions	Va	lue	Unit
Parameter	Symbol	Pin name	Conditions	Min	Max	Ullit
MNREX	t	MNREX	$V_{CC} \ge 4.5 \text{ V}$	MCLK×n-3		ns
Min pulse width	t _{NREW}	WINKLA	$V_{CC} < 4.5 \text{ V}$	WICLK×II-3	1	115
Data setup →	+	MNREX	$V_{CC} \ge 4.5 \text{ V}$	20	-	ne
MNREX ↑ time	t _{DS – NRE}	MADATA[15:0]	$V_{\rm CC}$ < 4.5 V	38	-	ns
$MNREX \uparrow \rightarrow$	4	MNREX	$V_{CC} \ge 4.5 \text{ V}$	0		
Data hold time	t _{DH – NRE}	MADATA[15:0]	$V_{\rm CC}$ < 4.5 V	U	ı	ns
MNALE $\uparrow \rightarrow$	4	MNALE	$V_{CC} \ge 4.5 \text{ V}$	MCLK×m-9	MCLK×m+9	n.c
MNWEX delay time	t _{ALEH - NWEL}	MNWEX	$V_{\rm CC}$ < 4.5 V	MCLK×m-12	MCLK×m+12	ns
$MNALE \downarrow \rightarrow$	4	MNALE	$V_{CC} \ge 4.5 \text{ V}$	MCLK×m-9	MCLK×m+9	n.c
MNWEX delay time	t _{ALEL - NWEL}	MNWEX	$V_{\rm CC}$ < 4.5 V	MCLK×m-12	MCLK×m+12	ns
$MNCLE \uparrow \rightarrow$	+	MNCLE	$V_{CC} \ge 4.5 \text{ V}$	MCLK×m-9	MCLK×m+9	ne
MNWEX delay time	t _{CLEH - NWEL}	MNWEX	$V_{CC} < 4.5 \text{ V}$	MCLK×m-12	MCLK×m+12	ns
$MNWEX \uparrow \rightarrow$	4	MNCLE	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	
MNCLE delay time	t _{NWEH} - CLEL	MNWEX	$V_{\rm CC}$ < 4.5 V	Ü	MCLK×m+12	ns
MNWEX	+	MNWEX	$V_{CC} \ge 4.5 \text{ V}$	MCLK×n-3		ne
Min pulse width	t_{NWEW}	WINWEA	$V_{\rm CC}$ < 4.5 V	WICLK×II-3	1	ns
$MNWEX \downarrow \rightarrow$.	MNWEX	$V_{CC} \ge 4.5 \text{ V}$	- 9	+ 9	ne
Data delay time	t _{NWEL - DV}	MADATA[15:0]	$V_{CC} < 4.5 \text{ V}$	-12	+12	ns
$MNWEX \uparrow \rightarrow$		MNWEX	$V_{CC} \ge 4.5 \text{ V}$	0	MCLK×m+9	ne
Data hold time	t _{NWEH-DX}	MADATA[15:0]	$V_{\rm CC}$ < 4.5 V	U	MCLK×m+12	ns


Note: When the external load capacitance = 30 pF. (m=0 to 15, n=1 to 16)














• External Ready Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Symbol	Din nomo	Conditions	Value		Unit	Domorko	
Parameter Sy	Symbol	ymbol Pin name		Min	Max	Unit	Remarks	
MCLK ↑ MRDY input	4	MCLK	$V_{CC} \ge 4.5 \text{ V}$	19				
setup time	$t_{ m RDYI}$	MRDY	$V_{\rm CC}$ < 4.5 V	37	=	ns		





· When RDY is released






(8) Base Timer Input Timing

· Timer input timing

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$$


Doromotor	Cymbol	Pin name	Conditions	Val	ue	Unit	Domorko
Parameter	Symbol	Fili Hairie	Conditions	Min	Max	Unit	Remarks
Input pulse width	t	TIOAn/TIOBn					
	t _{TIWH} t _{TIWL}	(when using as	-	$2t_{CYCP}$	-	ns	
		ECK, TIN)					



• Trigger input timing

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

Parameter	Symbol	Din nama	Conditions	Val	ue	Unit	Remarks
	Symbol	Pin name	Conditions	Min	Max	Offic	Remarks
Input pulse width	t _{TRGH} t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	1	ns	



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which Base Timer is connected to, see "■ Block Diagram" in this data sheet.



(9) CSIO/UART Timing

• CSIO (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin	Conditions	$V_{CC} < 2$	1.5 V	V _{CC} ≥	4.5 V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Ullit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	1	t _{CYCP} + 10	Ī	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx SOTx	Classa and de	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx SINx	Slave mode	10	1	10	ı	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx		20	-	20	Ī	ns
SCK fall time	$t_{\rm F}$	SCKx		-	5	-	5	ns
SCK rise time	t_R	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■ Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.









• CSIO (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	I.5 V	V _{CC} ≥	4.5 V	Unit
Farameter	Syllibol	name	Conditions	Min	Max	Min	Max	Ullit
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	ns
Serial clock H pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	-	t _{CYCP} + 10	ı	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx SOTx	Class and de	-	50	ı	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	ı	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXE}	SCKx SINx		20	-	20	ı	ns
SCK fall time	t_{F}	SCKx		-	5	-	5	ns
SCK rise time	t_R	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■ Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.









• CSIO (SPI = 1, SCINV = 0)


 $(V_{CC}=2.7V \ to \ 5.5V, \ V_{SS}=0V, \ T_A=-40^{\circ}C \ to +85^{\circ}C)$


Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	I.5 V	V _{CC} ≥	4.5 V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Ullit
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	ı	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx SOTx	Master mode	-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx		50	-	30	1	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	1	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	ns
Serial clock H pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx SOTx	Clava mada	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	1	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	$t_{\rm SLIXE}$	SCKx SINx		20	-	20	-	ns
SCK fall time	t_{F}	SCKx		-	5	-	5	ns
SCK rise time	t_R	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■ Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.









• CSIO (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Parameter	Symbol	Pin	Conditions	V_{CC} < 4.5 V		V _{CC} ≥	V _{CC} ≥ 4.5 V	
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx SINx		0	-	0	1	ns
$SOT \rightarrow SCK \uparrow delay time$	t _{SOVHI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	1	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx SOTx	Slave mode	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx SINx	Stave mode	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	t_{F}	SCKx		=	5	-	5	ns
SCK rise time	t_R	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■ Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.








• UART external clock input (EXT = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V. V_{SS} = 0V. T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

	- - + 0 ·	C 10 + 03 C)				
Doromotor	Cymbol	Conditions	Valu	Lloit	Remarks	
Parameter	Symbol	Conditions	Min	Max	Ullit	Remarks
Serial clock L pulse width	t_{SLSH}		$t_{CYCP} + 10$	Ī	ns	
Serial clock H pulse width	t_{SHSL}	C = 20 mE	$t_{CYCP} + 10$	ı	ns	
SCK fall time	t_{F}	$C_L = 30 \text{ pF}$	-	5	ns	
SCK rise time	t_R		-	5	ns	






(10) External Input Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cymbol	Din nama	Conditions	Value		Lloit	Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	INGILIAINS	
	ADTG					A/D converter trigger input		
		FRCKx	FRCKx	2t _{CYCP} *	-	ns	Free-run timer input clock	
		ICxx					Input capture	
Input pulse width	$t_{ m INH,} \ t_{ m INL}$	DTTIxX	-	2t _{CYCP} *	-	ns	Wave form generator	
		INTxx,	Except Timer mode, Stop mode	$2t_{CYCP} + 100*$	-	ns	External interrupt	
		NMIX	Timer mode, Stop mode	500	-	ns	NMI	

^{*:} t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which A/D converter, Multi-function Timer, External interrupt is connected to, see " \blacksquare Block Diagram" in this data sheet.






(11) Quadrature Position/Revolution Counter timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Doromotor	Cumbal			lue	Linit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin H width	t_{AHL}	=			
AIN pin L width	$t_{ m ALL}$	=			
BIN pin H width	$t_{ m BHL}$	=			
BIN pin L width	$t_{ m BLL}$	=			
BIN rise time from	+	PC_Mode2 or			
AIN pin H level	$t_{ m AUBU}$	PC_Mode3			
AIN fall time from	t	PC_Mode2 or			
BIN pin H level	$t_{ m BUAD}$	PC_Mode3			
BIN fall time from	tions	PC_Mode2 or			
AIN pin L level	t_{ADBD}	PC_Mode3			
AIN rise time from	PC_Mode2 or				
BIN pin L level	$t_{ m BDAU}$	PC_Mode3	_		ns
AIN rise time from	torrer	PC_Mode2 or	2t _{CYCP} *	_	
BIN pin H level	$t_{ m BUAU}$	PC_Mode3	ZiCYCP	_	
BIN fall time from	t	PC_Mode2 or			
AIN pin H level	t_{AUBD}	PC_Mode3			
AIN fall time from	tonin	PC_Mode2 or			
BIN pin L level	$t_{ m BDAD}$	PC_Mode3			
BIN rise time from	$t_{ m ADBU}$	PC_Mode2 or			
AIN pin L level	TADBU	PC_Mode3			
ZIN pin H width	t_{ZHL}	QCR:CGSC=0			
ZIN pin L width	t_{ZLL}	QCR:CGSC=0			
AIN/BIN rise and fall time	t	QCR:CGSC=1			
from determined ZIN level	t _{ZABE}	QCR.COSC=1	_		
Determined ZIN level from	$t_{ m ABEZ}$	QCR:CGSC=1			
AIN/BIN rise and fall time	ABEZ	1=2005.7139			


^{*:} t_{CYCP} indicates the APB bus clock cycle time.


About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "■ Block Diagram" in this data sheet.














(12) I²C Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	I Conditions	Standard	d-mode	Fast-r	node	Lloit	Remarks
Parameter	Symbol	Conditions	Min	Max	Min	Max	Offic	Remarks
SCL clock frequency	f_{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t_{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCLclock L width	t_{LOW}		4.7	-	1.3	-	μs	
SCLclock H width	t_{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START setup time $SCL \uparrow \rightarrow SDA \downarrow$	t_{SUSTA}	C = 20 mE	4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	$C_L = 30 \text{ pF},$ $R = (Vp/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	-	100	ı	ns	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{SUSTO}		4.0	-	0.6	ı	μs	
Bus free time between STOP condition and START condition	t _{BUF}		4.7	-	1.3	ı	μs	
		$8 \text{ MHz} \le t_{\text{CYCP}} \le 40 \text{ MHz}$	2 t _{CYCP} * ⁴	-	$\frac{2}{t_{CYCP}^{*4}}$	1	ns	*5
Noise filter	f	$40~\text{MHz} < \\ t_{\text{CYCP}} \le 60~\text{MHz}$	3 t _{CYCP} * ⁴	-	t_{CYCP}^{*4}		ns	*5
		$60 \text{ MHz} < t_{\text{CYCP}} \le 72 \text{ MHz}$	4 t _{CYCP} * ⁴	-	t_{CYCP}^{*4}		ns	*5

- *1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy that it doesn't extend at least L period (t_{LOW}) of device's SCL signal.
- *3: Fast-mode I^2C bus device can be used on Standard-mode I^2C bus system as long as the device satisfies the requirement of $t_{SUDAT} \ge 250$ ns.
- *4: t_{CYCP} is the APB bus clock cycle time.
 - About the APB bus number that I2C is connected to, see "■ Block Diagram" in this data sheet.
 - To use Standard-mode, set the APB bus clock at 2 MHz or more.
 - To use Fast-mode, set the APB bus clock at 8 MHz or more.
- *5: The number of the steps of the noise filter can be changed by register settings.
 - Change the number of the noise filter steps according to APB2 bus clock frequency.






(13) ETM Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Farameter	Syllibol	riii iiaiiie	Conditions	Min	Max	Offic	
D. (. 1. 1.1		TRACECLK	$V_{CC} \! \geq \! 4.5 \ V$	2	9		
Data hold	t _{ETMH}	TRACED[3:0]	$V_{\rm CC} < 4.5~V$	2	15	ns	
TRACECLK	1/4		$V_{CC} \! \geq \! 4.5 \; V$	-	50	MHz	
frequency	1/ t _{trace}	TRACECLK	$V_{CC}{<}4.5~V$	-	32	MHz	
TRACECLK	+	INACECLA	$V_{CC} \! \geq \! 4.5 \; V$	20	-	ns	
cycle time	t _{TRACE}		$V_{\rm CC} < 4.5~V$	31.25	-	ns	

Note: When the external load capacitance = 30 pF.






(14) JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Va	alue	Unit	t Remarks
Farameter	Symbol	FIII Hairie	Conditions	Min	Max	Offic	
TMS, TDI setup	+	TCK,	$V_{CC} \! \geq \! 4.5 \; V$	15		ne	
time	t_{JTAGS}	TMS, TDI	$V_{CC} < 4.5\ V$	13	1	ns	
TMS, TDI hold time	t	TCK,	$V_{CC} \ge 4.5 \text{ V}$	15		ne	
TWIS, TDI HOIG tIME	$t_{ m JTAGH}$	TMS, TDI	$V_{\rm CC}$ < 4.5 V	13	_	ns	
TDO delevitime		TCK,	$V_{CC} \ge 4.5 \text{ V}$	-	25		
TDO delay time	$t_{ m JTAGD}$	TDO	$V_{\rm CC} < 4.5~V$	-	45	ns	

Note: When the external load capacitance = 30 pF.





5. 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Symbol	Pin		Value		Unit	Remarks	
Parameter	Symbol	name	Min	Тур	Max	S	Remarks	
Resolution	-	-	-	-	12	bit		
Integral Nonlinearity	-	-	ı	± 4.0	± 4.5	LSB		
Differential Nonlinearity	-	-	ı	± 2.3	± 2.5	LSB	AVRH	
Zero transition voltage	V_{ZT}	ANxx	1	± 10	± 15	mV	= 2.7 V to 5.5 V	
Full-scale transition voltage	V _{FST}	ANxx	ı	AVRH ± 10	AVRH ± 15	mV	= 2.7 V to 3.5 V	
Communications			$1.0*^{1}$	-	-		$AV_{CC} \ge 4.5 \text{ V}$	
Conversion time	-	-	1.2^{*1}	-	-	μs	$AV_{CC} < 4.5 \text{ V}$	
C 1' 4'			*2	-	-		$AV_{CC} \ge 4.5 \text{ V}$	
Sampling time	t_{S}	-	*2	-	=	ns	$AV_{CC} < 4.5 \text{ V}$	
Compare clock cycle*3	t _{CCK}	-	50	-	2000	ns	$AV_{CC} \ge 4.5 \text{ V}$ $AV_{CC} < 4.5 \text{ V}$	
State transition time to operation permission	t _{STT}	-	-	-	1.0	μs		
Analog input capacity	C _{AIN}	-	-	-	12.9	pF		
Analog input registance	р				2	kΩ	$AV_{CC} \ge 4.5 \text{ V}$	
Analog input resistance	R_{AIN}	-	ı	_	3.8	K\$2	$AV_{CC} < 4.5 \text{ V}$	
Interchannel disparity	-	-	1	-	4	LSB		
Analog port input current	-	ANxx	-	-	5	μΑ		
Analog input voltage	-	ANxx	AV_{SS}	-	AVRH	V		
Reference voltage	-	AVRH	2.7	-	AV_{CC}	V		

^{*1:} Conversion time is the value of sampling time (t_S) + compare time (t_C) .

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 4.5 \text{ V}$, HCLK=120 Hz sampling time: 300 ns, compare time: 700 ns

 AV_{CC} < 4.5 V, HCLK=120 Hz sampling time: 500 ns, compare time: 700 ns

Ensure that it satisfies the value of sampling time (t_S) and compare clock cycle (t_{CCK}) .

For setting*4 of sampling time and compare clock cycle, see "CHAPTER 1-1: 12-bit A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

A/D Converter register is set at APB bus clock timing. Sampling and compare clock is set at Base clock (HCLK).


About the APB bus number which the A/D Converter is connected to, see "■ Block Diagram" in this data sheet.

Ensure that it set the sampling time to satisfy (Equation 1).

^{*2:} A necessary sampling time changes by external impedance.

^{*3:} Compare time (t_C) is the value of (Equation 2).





(Equation 1)
$$t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$$

t_S: Sampling time

 $R_{AIN}\text{:}\quad \text{ input resistance of A/D} = 2~\text{k}\Omega \text{ at } 4.5~\text{V} \leq \text{AV}_{CC} \leq 5.5~\text{V}$

input resistance of A/D = 3.8 k Ω at 2.7 V \leq AV_{CC} \leq 4.5 V

 C_{AIN} : input capacity of A/D = 12.9 pF at 2.7 V \leq AV_{CC} \leq 5.5 V

 R_{EXT} : Output impedance of external circuit

(Equation 2) $t_C = t_{CCK} \times 14$

t_C: Compare time

 t_{CCK} : Compare clock cycle



Definition of 12-bit A/D Converter Terms

• Resolution: Analog variation that is recognized by an A/D converter.

• Integral Nonlinearity: Deviation of the line between the zero-transition point


(0b00000000000000000000000000000001) and the full-scale transition point

 $(0b111111111110 \longleftrightarrow 0b111111111111)$ from the actual conversion

characteristics.

• Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



6. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Doromotor	Cymbol	Conditions		Value		Llmit	Domorko	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises	

(2) Interrupt of Low-Voltage Detection

 $(T_A = -40^{\circ}C \text{ to} + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	3 V HI = 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	3 VIII – 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	3 VIII – 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH	3 V HI = 0011	3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	CVIII 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	SVHI = 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	CVIII 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	SVHI = 0111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	CVIII 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	SVHI = 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	SVHI = 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	t_{LVDW}	-	-	-	$4032 \times t_{CYCP}^*$	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



7. MainFlash Memory Write/Erase Characteristics

(1) Write / Erase time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter		Va	lue	Unit	Remarks
Fair		Typ*	Max*	Offic	Remarks
Sector erase	Large Sector	0.7	3.7		Includes write time prior to internal
time	Small Sector	0.3	1.1	S	erase
Half word (16-bit) write time		12	384	μs	Not including system-level overhead time
Chip erase tim	e	8	38.4	s	Includes write time prior to internal erase

^{*:} The typical value is immediately after shipment, the maximam value is guarantee value under 100,000 cycle of erase/write.

(2) Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

^{*:} At average + 85°C

8. WorkFlash Memory Write/Erase Characteristics

(1) Write / Erase time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Va	lue	Unit	Remarks	
Parameter	Typ* Max*		Remarks		
Sector erase time	0.3	1.5	S	Includes write time prior to internal erase	
Half word (16-bit) write time	20	384	μs	Not including system-level overhead time	
Chip erase time	1.2	6	S	Includes write time prior to internal erase	

^{*:} The typical value is immediately after shipment, the maximam value is guarantee value under 10,000 cycle of erase/write.

(2) Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} At average + 85°C



9. Return Time from Low-Power Consumption Mode

(1) Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


· Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Symbol	Value		Unit	Remarks
Parameter		Тур	Max*	Ullit	Remarks
Sleep mode		$t_{\rm C}$	YCC	ns	
High-speed CR Timer mode,	t _{ICNT}				
Main Timer mode,		40	80	μs	
PLL Timer mode					
Low-speed CR Timer mode		453	737	μs	
Sub Timer mode		453	737	μs	
Stop mode		453	737	μs	


^{*:} The maximum value depends on the accuracy of built-in CR.

• Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.





^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes. See "CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes" in "FM3 Family PERIPHERAL MANUAL" about the return factor from Low-Power consumption mode.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".



(2) Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


· Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Value		Unit	Remarks
		Тур	Max*	Unit	Remarks
Sleep mode	t _{RCNT}	321	461	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		321	461	μs	
Low-speed CR Timer mode		441	701	μs	
Sub Timer mode		441	701	μs	
Stop mode		441	701	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.

• Operation example of return from Low-Power consumption mode (by INITX)







^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes" in "FM3 Family PERIPHERAL MANUAL".
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing" in "4. AC Characteristics" in "Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.





■ Ordering Information

Ordering information							
Part number	On-chip Flash memory	On-chip SRAM	Package	Packing			
MB9BF112NPQC-JNE2	Main: 128 Kbyte Work: 32 Kbyte	8 Kbyte					
MB9BF114NPQC-JNE2	Main: 256 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • QFP	Tray			
MB9BF115NPQC-JNE2	Main: 384 Kbyte Work: 32 Kbyte	24 Kbyte	100-pin (0.65 mm pitch), (FPT-100P-M03)				
MB9BF116NPQC-JNE2	Main: 512 Kbyte Work: 32 Kbyte	32 Kbyte					
MB9BF112NPMC-JNE2	Main: 128 Kbyte Work: 32 Kbyte	8 Kbyte					
MB9BF114NPMC-JNE2	Main: 256 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP				
MB9BF115NPMC-JNE2	Main: 384 Kbyte Work: 32 Kbyte	24 Kbyte	100-pin (0.5 mm pitch), (FPT-100P-M23)				
MB9BF116NPMC-JNE2	Main: 512 Kbyte Work: 32 Kbyte	32 Kbyte					
MB9BF112RPMC-JNE2	Main: 128 Kbyte Work: 32 Kbyte	8 Kbyte					
MB9BF114RPMC-JNE2	Main: 256 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP				
MB9BF115RPMC-JNE2	Main: 384 Kbyte Work: 32 Kbyte	24 Kbyte	120-pin (0.5 mm pitch), (FPT-120P-M37)				
MB9BF116RPMC-JNE2	Main: 512 Kbyte Work: 32 Kbyte	32 Kbyte					
MB9BF112NBGL-GE1	Main: 128 Kbyte Work: 32 Kbyte	8 Kbyte					
MB9BF114NBGL-GE1	Main: 256 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • PFBGA				
MB9BF115NBGL-GE1	Main: 384 Kbyte Work: 32 Kbyte	24 Kbyte	112-pin (0.8 mm pitch), (BGA-112P-M04)				
MB9BF116NBGL-GE1	Main: 512 Kbyte Work: 32 Kbyte	32 Kbyte					





■ Package Dimensions






























■ Major Changes

Page	Section	Change Results				
Revision 2	Revision 2.0					
_	■ FEATURES	Corrected the external interrupt input pin.				
5	External Interrupt Controller Unit					
	■ ELECTRICAL CHARACTERISTICS	Corrected the value of "Compare clock cycle".				
	5. 12-bit A/D Converter	Max: $10000 \rightarrow 2000$				
101	Electrical Characteristics for the A/D					
	Converter					
106	■ ORDERING INFORMATION	Corrected the part number.				
Revision 2						
- CVISION 2	-	Company name and layout design change				
Revision 3	5.0	1				
2	■Features	Add de description of Maximum and in				
2	●External Bus Interface	Added the description of Maximum area size				
9	■Packages	Deleted the description of ES				
27, 28	■List of Pin Functions · List of pin numbers	Modified I/O circuit type of P63 to P68				
47, 49	■I/O Circuit Type	Added the description of I2C to the type of E, F and I				
47, 48	■I/O Circuit Type	Added about +B input				
54	■Handling Devices	Added "□Stabilizing power supply voltage"				
54	■Handling Devices	Added the following description				
34	Crystal oscillator circuit	"Evaluate oscillation of your using crystal oscillator by your mount board."				
55	■Handling Devices •C Pin	Changed the description				
56	■Block Diagram	Modified the block diagram				
57	■Memory Map	Modified the area of "Extarnal Device Area"				
31	· Memory map(1)	Woulded the area of Extainal Device Area				
58, 59	■Memory Map · Memory map(2)(3)	Added the summary of Flash memory sector and the note				
	• • • • • • • • • • • • • • • • • • • •	· Added the Clamp maximum current				
66, 67	Electrical Characteristics	· Added the output current of P80 and P81				
	1. Absolute Maximum Ratings	· Added about +B input				
	■Electrical Characteristics	· Modified the minimum value of Analog reference voltage				
68	Recommended Operation Conditions	· Added Smoothing capacitor				
	1	Added the note about less than the minimum power supply voltage Changed the table format				
		· Added Main TIMER mode current				
co. 70	Electrical Characteristics	· Added Flash Memory Current				
69, 70	3. DC Characteristics (1) Current rating	· Moved A/D Converter Current				
	(1) Current rating	· Modified the unit of low voltage detection circuit (LVD) power supply				
	■F1tri1 Chti-ti	current				
73	■Electrical Characteristics 4. AC Characteristics	Added Master clock at Ingernal operating clock frequency				
13	(1) Main Clock Input Characteristics	Added Waster clock at higernal operating clock frequency				
	■Electrical Characteristics					
74	4. AC Characteristics	Added Frequency stability time at Built-in high-speed CR				
	(3) Built-in CR Oscillation Characteristics					
	Electrical Characteristics	Add Main DI I alsoloformore				
75	4. AC Characteristics (4-1) Operating Conditions of Main PLL	· Added Main PLL clock frequency · Added the figure of Main PLL connection				
	(4-2) Operating Conditions of Main PLL	Added the figure of Main I EE connection				
	Electrical Characteristics					
76	4. AC Characteristics	· Added Time until releasing Power-on reset				
	(6) Power-on Reset Timing	· Changed the figure of timing				
70.00	Electrical Characteristics	M I'C ID				
78-80	4. AC Characteristics	Modified Data output time				
	(7) External Bus Timing Electrical Characteristics	· Modified from UART Timing to CSIO/UART Timing				
88-95	4. AC Characteristics	Changed from Internal shift clock operation to Master mode				
	(8) CSIO/UART Timing	· Changed from External shift clock operation to Slave mode				
		· Added the typical value of Integral Nonlinearity, Differential Nonlinearity,				
102	■Electrical Characteristics	Zero transition voltage and Full-scale transition voltage				
102	l					
	5. 12bit A/D Converter	· Modified Stage transition time to operation permission				
		Modified Stage transition time to operation permission Modified the minimum value of Reference voltage				
105	5. 12bit A/D Converter Electrical Characteristics 7. Low-voltage Detection Characteristics					





Page	Section	Change Results
106	■Electrical Characteristics 8. WorkFlash Memory Write/Erase Characteristics (1) Write / Erase time	Modified sector erase time Modified half word(16-bit) write time
107-110	■Electrical Characteristics 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode
111	■Ordering Information	Change to full part number
112-115	■Package Dimensions	Deleted FPT-100P-M20 and FPT-120P-M21



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2012-2015 Spansion All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® EclipseTM, ORNANDTM, Easy DesignSimTM, TraveoTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

MB9B110R-DS706-00028-3v0-E, March 11, 2015