

MB95F394H/F396K/F398H/F394K/F396H/F398K

# CMOS F<sup>2</sup>MC-8FX MB95390H Series 8-bit Microcontrollers

MB95390H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

# Features

# F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

### Clock

Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)

External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (1/8/10/12.5 MHz  $\pm 2\%$  or  $\pm 2.5\%^*$ , maximum machine clock frequency: 12.5 MHz)

:The main CR clock oscillation accuracy of a product in LQFP package (FPT-48P-M49 or FPT-52P-M02) is  $\pm 2\%$  and that of a product in QFN package (LCC-48P-M11) is  $\pm 2.5\%$ .

#### Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

#### Timer

- 8/16-bit composite timer × 2 channels
- 8/16-bit PPG × 3 channels
- 16-bit PPG × 1 channel (can work independently or together with the multi-pulse generator)
- 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
- Time-base timer × 1 channel
- Watch prescaler × 1 channel

# UART/SIO × 1 channel

- Full duplex double buffer
- Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer

### $I^2C \times 1$ channel

Built-in wake-up function

# Multi-pulse generator (MPG) (for DC motor control) $\times$ 1 channel

- 16-bit reload timer × 1 channel
- 16-bit PPG timer × 1 channel
- Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)

### LIN-UART

- Full duplex double buffer
- Capable of clock-synchronous serial data transfer and clock-asynchronous serial data transfer

### External interrupt × 8 channels

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

### 8/10-bit A/D converter × 12 channels

8-bit and 10-bit resolution can be chosen.

### Low power consumption (standby) modes

- Stop mode
- Sleep mode
- Watch mode
- Time-base timer mode

### I/O port

- MB95F394H/F396H/F398H (maximum no. of I/O ports: 44)
- General-purpose I/O ports (N-ch open drain).....: 3
- General-purpose I/O ports (CMOS I/O).....: 41
- MB95F394K/F396K/F398K (maximum no. of I/O ports: 45)
- General-purpose I/O ports (N-ch open drain).....: 4 General-purpose I/O ports (CMOS I/O).....: 41

٠





# **On-chip debug**

- 1-wire serial control
- Serial writing supported (asynchronous mode)

# Hardware/software watchdog timer

- Built-in hardware watchdog timer
- Built-in software watchdog timer

# Low-voltage detection reset circuit

Built-in low-voltage detector

## **Clock supervisor counter**

Built-in clock supervisor counter function

## Programmable port input voltage level

CMOS input level / hysteresis input level

### **Dual operation Flash memory**

The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

## Flash memory security function

Protects the content of the Flash memory



# Contents

Product Line-up	4
Packages and Corresponding Products	6
Differences Among Products and Notes on	
Product Selection	7
Pin Assignment	8
Pin Functions	11
I/O Circuit Type	15
Notes On Device Handling	18
Pin Connection	18
Power supply pins	18
Block Diagram	20
CPU Core	21
Interrupt Source Table	28
Electrical Characteristics	29
Absolute Maximum Ratings	29
Recommended Operating Conditions	31
DC Characteristics	32
AC Characteristics	35
Clock Timing	35
-	

4	Source Clock/Machine Clock	
6	External Reset	
	Power-on Reset	40
7	Peripheral Input Timing	41
8	LIN-UART Timing	
11	Low-voltage Detection	
15	I2C Timing	
18	UART/SIO, Serial I/O Timing	
18	MPG Input Timing	
18	A/D Converter	
20	A/D Converter Electrical Characteristics	
21	Notes on Using the A/D Converter	
28	Definitions of A/D Converter Terms	
29	Flash Memory Write/Erase Characteristics	
29	Sample Characteristics	60
31	Mask Options	66
32	Ordering Information	
35	Package Dimension	
35	Major Changes	



# 1. Product Line-up

Part number									
	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K			
Parameter									
Туре		•	Flash mem	ory product	•	•			
Clock supervisor counter	It supervises the m	supervises the main clock oscillation.							
Program ROM capacity	20 Kbyte	36 Kbyte	60 Kbyte	20 Kbyte	36 Kbyte	60 Kbyte			
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes			
Low-voltage detection reset		No			Yes				
Reset input		Dedicated		Sel	ected through softw	/are			
CPU functions	<ul> <li>Number of basic instructions</li> <li>Instruction bit length</li> <li>Instruction length</li> <li>Data bit length</li> <li>Minimum instruction execution time</li> <li>Interrupt processing time</li> <li>136</li> <li>136</li> <li>136</li> <li>140 3 bytes</li> <li>1, 8 and 16 bits</li> <li>61.5 ns (with machine clock frequency = 16.25 MHz)</li> <li>0.6 μs (with machine clock frequency = 16.25 MHz)</li> </ul>								
General-purpose I/O	<ul> <li>I/O ports (Max)</li> <li>CMOS I/O</li> <li>N-ch open drain</li> </ul>	: 44 : 41 : 3		<ul><li>I/O ports (Max)</li><li>CMOS I/O</li><li>N-ch open drain</li></ul>	: 45 : 41 : 4				
Time-base timer	Interval time: 0.256	3 ms to 8.3 s (with e	external clock freque	ency = 4 MHz)					
Hardware/software watchdog timer		n cycle ation clock at 10 Mł ck can be used as tł		he hardware watch	dog timer.				
Wild register	It can be used to re	eplace three bytes o	of data.						
LIN-UART	<ul> <li>Clock-synchronomy</li> </ul>	communication spe ous serial data trans o can be used as a l	fer and clock-asynd	chronous serial data		1.			
8/10-bit A/D	12 channels								
converter	8-bit resolution and	10-bit resolution ca	an be chosen.						
	2 channels								
8/16-bit composite timer	<ul> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has the following functions: timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>								
External interrupt	<ul> <li>8 channels</li> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from different standby modes.</li> </ul>								
On-chip debug	<ul><li>1-wire serial con</li><li>It supports serial</li></ul>	trol I writing. (asynchror	nous mode)						



Part number								
	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K		
Parameter								
UART/SIO	<ul> <li>1 channel</li> <li>Data transfer with UART/SIO is enabled.</li> <li>It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function.</li> <li>It uses the NRZ type transfer format.</li> <li>LSB-first data transfer and MSB-first data transfer are available to use.</li> <li>Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.</li> </ul>							
l <sup>2</sup> C	<ul> <li>It has the follow wake-up functior</li> </ul>		error function, arbit	tration function, tran		detection function,		
8/16-bit PPG			as two 8-bit PPG ch selected from eigh	nannels or a single f t clock sources.	16-bit PPG channel			
16-bit PPG	<ul> <li>PWM mode and one-shot mode are available to use.</li> <li>The counter operating clock can be selected from eight clock sources.</li> <li>It supports external trigger start.</li> <li>It can work independently or together with the multi-pulse generator.</li> </ul>							
16-bit reload timer	<ul> <li>Two clock modes and two counter operating modes are available to use.</li> <li>It can output square waveform.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>Two counter operating modes: reload mode and one-shot mode</li> <li>It can work independently or together with the multi-pulse generator.</li> </ul>							
Multi-pulse generator (for DC motor control)	<ul> <li>16-bit PPG timer: 1 channel</li> <li>16-bit reload timer operations: toggle output, one-shot output</li> <li>Event counter: 1 channel</li> <li>Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)</li> </ul>							
Watch prescaler	Eight different time	intervals can be se	elected.					
Flash memory	<ul> <li>It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of write/erase cycles: 100000</li> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>							
Standby mode	Sleep mode, stop r	node, watch mode,	time-base timer me	ode				
Package			FPT-52	3P-M49 2P-M02 8P-M11				



# 2. Packages and Corresponding Products

Part number Package	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K
FPT-48P-M49	0	0	0	0	0	0
FPT-52P-M02	0	0	0	0	0	0
LCC-48P-M11	0	0	0	0	0	0

O: Available



# 3. Differences Among Products and Notes on Product Selection

#### Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "Electrical Characteristics".

#### Package

For details of information on each package, see "Packages and Corresponding Products" and "Package Dimension".

#### Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "Electrical Characteristics".

#### On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95390H Series.




# 4. Pin Assignment




\*: High-current pin (8 mA/12 mA)





\*: High-current pin (8 mA/12 mA)





\*: High-current pin (8 mA/12 mA)





# 5. Pin Functions

Pin no.			Pin l/O		
LQFP48* <sup>1</sup>	QFN48* <sup>2</sup>	LQFP52* <sup>3</sup>	name	circuit type* <sup>4</sup>	Function
			PG2		General-purpose I/O port
1	1	1	X1A	с	Subclock I/O oscillation pin
	I		SNI2		Trigger input pin for the position detection function of the MPG waveform sequencer
			PG1		General-purpose I/O port
2	2	2	X0A	с	Subclock input oscillation pin
_	-	_	SNI1		Trigger input pin for the position detection function of the MPG waveform sequencer
3	3	3	V <sub>CC</sub>	—	Power supply pin
4	4	4	С	—	Capacitor connection pin
5	5	5	P40	к	General-purpose I/O port
5	5	5	AN08	n.	A/D converter analog input pin
6	6	6	P41	к	General-purpose I/O port
0	0	0	AN09		A/D converter analog input pin
—	—	7	NC	—	It is an internally connected pin. Always leave it unconnected.
7	7	8	P42	к	General-purpose I/O port
1	1	0	AN10		A/D converter analog input pin
8	8	9	P43	к	General-purpose I/O port
0	0	9	AN11	Γ.	A/D converter analog input pin
9	9	10	P44	G	General-purpose I/O port
3	3	10	TO1	0	16-bit reload timer ch. 0 output pin
10	10	11	P45	G	General-purpose I/O port
10	10		SCK	0	LIN-UART clock I/O pin
11	11	12	P46	G	General-purpose I/O port
	11	12	SOT	0	LIN-UART data output pin
12	12	13	P47	J	General-purpose I/O port
12	12	10	SIN	0	LIN-UART data input pin
13	13	14	P10	G	General-purpose I/O port
15	15	14	PPG10	0	8/16-bit PPG ch. 1 output pin
14	14	15	P11 G		General-purpose I/O port
14	17	10	PPG11		8/16-bit PPG ch. 1 output pin
15	15	16	P12	н	General-purpose I/O port
	10	10	DBG		DBG input pin
16	16	17	P13	G	General-purpose I/O port
10		17	PPG00		8/16-bit PPG ch. 0 output pin





	Pin no.		Pin I/O		-
LQFP48* <sup>1</sup>	QFN48* <sup>2</sup>	LQFP52* <sup>3</sup>	name	circuit type* <sup>4</sup>	Function
17	17	18	P14	G	General-purpose I/O port
17	17	10	PPG01	U	8/16-bit PPG ch. 0 output pin
18	18	19	P15	G	General-purpose I/O port
10	10	15	PPG20	U	8/16-bit PPG ch. 2 output pin
—	_	20	NC	_	It is an internally connected pin. Always leave it unconnected.
19	19	21	P16	G	General-purpose I/O port
15	19	21	PPG21	U	8/16-bit PPG ch. 2 output pin
			P17		General-purpose I/O port
20	20	22	SNI0	G	Trigger input pin for the position detection function of the MPG waveform sequencer
21	21	23	P70	G	General-purpose I/O port
21	21	25	TO00	9	8/16-bit composite timer ch. 0 output pin
22	22	24	P71	G	General-purpose I/O port
22	22	24	TO01	9	8/16-bit composite timer ch. 0 output pin
23	23	25	P72	- 1	General-purpose I/O port
23	23	25	SCL		I <sup>2</sup> C clock I/O pin
24	24	26	P73		General-purpose I/O port
24	24	20	SDA	I	I <sup>2</sup> C data I/O pin
25	25	27	P74	G	General-purpose I/O port
25	25	21	EC0	0	8/16-bit composite timer ch. 0 clock input pin
26	26	28	P75	G	General-purpose I/O port
20	20	20	UCK0	U	UART/SIO ch. 0 clock I/O pin
27	27	29	P76	G	General-purpose I/O port
21	21	25	UO0	0	UART/SIO ch. 0 data output pin
28	28	30	P77	J	General-purpose I/O port
20	20	50	UIO	0	UART/SIO ch. 0 data input pin
29	29	31	P60	G	General-purpose I/O port
25	25	01	DTTI	0	MPG waveform sequencer input pin
30	30	32	P61	G	General-purpose I/O port
50	50	52	TI1 G		16-bit reload timer ch. 0 input pin
—	_	33	NC	—	It is an internally connected pin. Always leave it unconnected.
			P62		General-purpose I/O port High-current pin
31	31	34	OPT0	D	MPG waveform sequencer output pin
			PPG00		8/16-bit PPG ch. 0 output pin
			TO10		8/16-bit composite timer ch. 1 output pin





	Pin no.			I/O circuit	E. w. et a v
LQFP48* <sup>1</sup>	QFN48* <sup>2</sup>	LQFP52* <sup>3</sup>	name	type* <sup>4</sup>	Function
			P63		General-purpose I/O port High-current pin
32	32	35	OPT1	D	MPG waveform sequencer output pin
			PPG01		8/16-bit PPG ch. 0 output pin
			TO11		8/16-bit composite timer ch. 1 output pin
			P64		General-purpose I/O port High-current pin
33	33	36	OPT2	D	MPG waveform sequencer output pin
			PPG10		8/16-bit PPG ch. 1 output pin
			EC1		8/16-bit composite timer ch. 1 clock input pin
			P65		General-purpose I/O port High-current pin
34	34	37	OPT3	D	MPG waveform sequencer output pin
			PPG11		8/16-bit PPG ch. 1 output pin
			P66		General-purpose I/O port High-current pin
35	35	38	OPT4	D	MPG waveform sequencer output pin
			PPG20		8/16-bit PPG ch. 2 output pin
			PPG1		16-bit PPG ch. 1 output pin
			P67		General-purpose I/O port High-current pin
36	36	39	OPT5	D	MPG waveform sequencer output pin
			PPG21		8/16-bit PPG ch. 2 output pin
			TRG1		16-bit PPG ch. 1 trigger input pin
			P00		General-purpose I/O port
37	37	40	INT00	E	External interrupt input pin
			AN00		A/D converter analog input pin
			P01		General-purpose I/O port
38	38	41	INT01	E	External interrupt input pin
			AN01		A/D converter analog input pin
			P02		General-purpose I/O port
39	39	42	INT02	E	External interrupt input pin
			AN02		A/D converter analog input pin
			P03		General-purpose I/O port
40	40	43	INT03	E	External interrupt input pin
			AN03		A/D converter analog input pin





	Pin no.			I/O circuit	
LQFP48* <sup>1</sup>	QFN48* <sup>2</sup>	LQFP52* <sup>3</sup>	name	type <sup>*4</sup>	Function
			P04		General-purpose I/O port
41	41	44	INT04	E	External interrupt input pin
			AN04		A/D converter analog input pin
			P05		General-purpose I/O port
42	42	45	INT05	E	External interrupt input pin
			AN05		A/D converter analog input pin
—	—	46	NC	—	It is an internally connected pin. Always leave it unconnected.
	43	47	P06		General-purpose I/O port
43			INT06	E	External interrupt input pin
			AN06		A/D converter analog input pin
	44	48	P07		General-purpose I/O port
44			48 INT07	E	External interrupt input pin
			AN07		A/D converter analog input pin
			PF2		General-purpose I/O port
45	45	49	RST	A	Reset pin Dedicated reset pin in MB95F394H/F396H/F398H
46	46	50	PF0	в	General-purpose I/O port
40	40	50	X0		Main clock I/O oscillation pin
47	47	51	PF1	в	General-purpose I/O port
47	47	51	X1		Main clock I/O oscillation pin
48	48	52	V <sub>SS</sub>	—	Power supply pin (GND)

\*1: Package code: FPT-48P-M49


\*2: Package code: LCC-48P-M11

\*3: Package code: FPT-52P-M02


\*4: For the I/O circuit types, see "I/O Circuit Type".



# 6. I/O Circuit Type









#### (Continued) Туре Circuit Remarks I N-ch open drain output Hysteresis input **Digital output** "FN-ch CMOS input Standby control Hysteresis input Π **CMOS** input CMOS output J Pull-up control Hysteresis input CMOS input P-ch **Digital output** P-ch Pull-up control available **Digital output** ୷ N-ch Standby control Hysteresis input $\square$ **CMOS** input κ Hysteresis input Pull-up control CMOS output Pull-up control available P-ch **Digital output** P-ch Analog input **Digital output** ୷ N-ch Standby control Δ Hysteresis input Analog input



# 7. Notes On Device Handling

#### Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "14.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the  $V_{CC}$  pin or the  $V_{SS}$  pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

- Stabilizing supply voltage
- Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the  $V_{CC}$  power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in  $V_{CC}$  ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard  $V_{CC}$  value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

# 8. Pin Connection

#### Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least  $2 k\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

### 9. Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{CC}$  pin and the  $V_{SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{CC}$  pin and the  $V_{SS}$  pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a bypass capacitor between the V<sub>CC</sub> pin and the V<sub>SS</sub> pin at a location close to this device.

#### DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

■ RST pin

Connect the RST pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{RST}$  pin and the V<sub>CC</sub> or V<sub>SS</sub> pin when designing the layout of the printed circuit board.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.




#### C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.





# 10. Block Diagram






# 11. CPU Core

#### Memory Space

The memory space of the MB95390H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95390H Series are shown below.

#### Memory Maps





# 12. I/O Map

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	—	(Disabled)	—	_
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	—	(Disabled)	_	_
0007 <sub>H</sub>	SYCC	System clock control register	R/W	0000X011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	XXXXXXXXB
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0011 <sub>H</sub>	_	(Disabled)	_	_
0012 <sub>H</sub>	PDR4	Port 4 data register	R/W	00000000 <sub>B</sub>
0013 <sub>H</sub>	PDR4	Port 4 direction register	R/W	00000000 <sub>B</sub>
0014 <sub>H</sub> , 0015 <sub>H</sub>	_	(Disabled)	_	_
0016 <sub>H</sub>	PDR6	Port 6 data register	R/W	00000000 <sub>B</sub>
0017 <sub>H</sub>	DDR6	Port 6 direction register	R/W	00000000 <sub>B</sub>
0018 <sub>H</sub>	DDR7	Port 7 data register	R/W	00000000 <sub>B</sub>
0019 <sub>H</sub>	DDR7	Port 7 direction register	R/W	00000000 <sub>B</sub>
001A <sub>H</sub> to 0027 <sub>H</sub>	_	(Disabled)	_	_
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	PDRG	Port G data register	R/W	00000000 <sub>B</sub>
002B <sub>H</sub>	DDRG	Port G direction register	R/W	00000000 <sub>B</sub>
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub>	PUL1	Port 1 pull-up register	R/W	00000000 <sub>B</sub>
002E <sub>H</sub> , 002F <sub>H</sub>	_	(Disabled)	_	_
0030 <sub>H</sub>	PUL4	Port 4 pull-up register	R/W	00000000 <sub>B</sub>
0031 <sub>H</sub>	PUL6	Port 6 pull-up register	R/W	00000000 <sub>B</sub>
0032 <sub>H</sub>	PUL7	Port 7 pull-up register	R/W	00000000 <sub>B</sub>
0033 <sub>H</sub> , 0034 <sub>H</sub>	—	(Disabled)	_	_
0035 <sub>H</sub>	PULG	Port G pull-up register	R/W	00000000 <sub>B</sub>





Address	Register abbreviation	Register name	R/W	Initial value
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	00000000 <sub>B</sub>
0039 <sub>H</sub>	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	00000000 <sub>B</sub>
003A <sub>H</sub>	PC01	8/16-bit PPG timer 01 control register	R/W	00000000 <sub>B</sub>
003B <sub>H</sub>	PC00	8/16-bit PPG timer 00 control register	R/W	00000000 <sub>B</sub>
003C <sub>H</sub>	PC11	8/16-bit PPG timer 11 control register	R/W	00000000 <sub>B</sub>
003D <sub>H</sub>	PC10	8/16-bit PPG timer 10 control register	R/W	00000000 <sub>B</sub>
003E <sub>H</sub>	PC21	8/16-bit PPG timer 21 control register	R/W	00000000 <sub>B</sub>
003F <sub>H</sub>	PC20	8/16-bit PPG timer 20 control register	R/W	00000000 <sub>B</sub>
0040 <sub>H</sub>	TMCSRH1	16-bit reload timer control status register upper	R/W	00000000 <sub>B</sub>
0041 <sub>H</sub>	TMCSRL1	16-bit reload timer control status register lower	R/W	00000000 <sub>B</sub>
0042 <sub>H</sub> , 0043 <sub>H</sub>	_	(Disabled)	_	_
0044 <sub>H</sub>	PCNTH1	16-bit PPG status control register upper	R/W	00000000 <sub>B</sub>
0045 <sub>H</sub>	PCNTL1	16-bit PPG status control register lower	R/W	00000000 <sub>B</sub>
0046 <sub>H</sub> , 0047 <sub>H</sub>	_	(Disabled)	_	-
0048 <sub>H</sub>	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	00000000 <sub>B</sub>
0049 <sub>H</sub>	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 <sub>B</sub>
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	_
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub>	SMC10	UART/SIO serial mode control register 1	R/W	00000000 <sub>B</sub>
0057 <sub>H</sub>	SMC20	UART/SIO serial mode control register 2	R/W	00100000 <sub>B</sub>
0058 <sub>H</sub>	SSR0	UART/SIO serial status and data register	R/W	00000001 <sub>B</sub>
0059 <sub>H</sub>	TDR0	UART/SIO serial output data register	R/W	00000000 <sub>B</sub>
005A <sub>H</sub>	RDR0	UART/SIO serial input data register	R	00000000 <sub>B</sub>
005B <sub>H</sub> to 005F <sub>H</sub>	_	(Disabled)	_	_





Address	Register abbreviation	Register name	R/W	Initial value
0060 <sub>H</sub>	IBCR00	I <sup>2</sup> C bus control register 0	R/W	00000000 <sub>B</sub>
0061 <sub>H</sub>	IBCR10	I <sup>2</sup> C bus control register 1	R/W	00000000 <sub>B</sub>
0062 <sub>H</sub>	IBCR0	I <sup>2</sup> C bus status register	R/W	00000000 <sub>B</sub>
0063 <sub>H</sub>	IDDR0	I <sup>2</sup> C data register	R/W	00000000 <sub>B</sub>
0064 <sub>H</sub>	IAAR0	I <sup>2</sup> C address register	R/W	00000000 <sub>B</sub>
0065 <sub>H</sub>	ICCR0	I <sup>2</sup> C clock control register	R/W	00000000 <sub>B</sub>
0066 <sub>H</sub>	OPCUR	Output control register (upper)	R/W	00000000 <sub>B</sub>
0067 <sub>H</sub>	OPCLR	Output control register (lower)	R/W	00000000 <sub>B</sub>
0068 <sub>H</sub>	IPCUR	Input control register (upper)	R/W	00000000 <sub>B</sub>
0069 <sub>H</sub>	IPCLR	Input control register (lower)	R/W	00000000 <sub>B</sub>
006A <sub>H</sub>	NCCR	Noise cancellation control register	R/W	00000000 <sub>B</sub>
006B <sub>H</sub>	TCSR	Timer control status register	R/W	00000000 <sub>B</sub>
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register (upper)	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	—	(Disabled)	—	—
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	00000000 <sub>B</sub>
0075 <sub>H</sub>	—	(Disabled)	—	
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	_	Mirror of register bank pointer (RP) and mirror of direct bank pointer (DP)	_	—
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2	R/W	11111111 <sub>B</sub>
007C <sub>H</sub>	ILR3	Interrupt level setting register 3	R/W	11111111 <sub>B</sub>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5		11111111 <sub>B</sub>
007F <sub>H</sub>	_	(Disabled)	—	_
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 <sub>B</sub>
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value	
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 <sub>B</sub>	
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 <sub>B</sub>	
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>	
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 <sub>B</sub>	
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 <sub>B</sub>	
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>	
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_	
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	00000000 <sub>B</sub>	
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	00000000 <sub>B</sub>	
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register	R/W	00000000 <sub>B</sub>	
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register	R/W	00000000 <sub>B</sub>	
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	00000000 <sub>B</sub>	
0F97 <sub>H</sub>	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	00000000 <sub>B</sub>	
0F98 <sub>H</sub>	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	00000000 <sub>B</sub>	
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register	R/W	00000000 <sub>B</sub>	
0F9A <sub>H</sub>	T10DR	8/16-bit composite timer 10 data register	R/W	00000000 <sub>B</sub>	
0F9B <sub>H</sub>	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	00000000 <sub>B</sub>	
0F9C <sub>H</sub>	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	11111111 <sub>B</sub>	
0F9D <sub>H</sub>	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	11111111 <sub>B</sub>	
0F9E <sub>H</sub>	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	11111111 <sub>B</sub>	
0F9F <sub>H</sub>	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	11111111 <sub>B</sub>	
0FA0 <sub>H</sub>	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	11111111 <sub>B</sub>	
0FA1 <sub>H</sub>	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	11111111 <sub>B</sub>	
0FA2 <sub>H</sub>	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	11111111 <sub>B</sub>	
0FA3 <sub>H</sub>	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	11111111 <sub>B</sub>	
0FA4 <sub>H</sub>	PPGS	8/16-bit PPG startup register	R/W	00000000 <sub>B</sub>	
0FA5 <sub>H</sub>	REVC	8/16-bit PPG output reverse register	R/W	00000000 <sub>B</sub>	
0FA6 <sub>H</sub>	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	11111111 <sub>B</sub>	
0FA7 <sub>H</sub>	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	11111111 <sub>B</sub>	
	TMRH1	16-bit reload timer timer register (upper)	R/W	00000000	
0FA8 <sub>H</sub>	TMRLRH1	16-bit reload timer reload register (upper)		00000000 <sub>B</sub>	
TMRL1		16-bit reload timer timer register (lower)	R/W		
0FA9 <sub>H</sub>	TMRLRL1	16-bit reload timer reload register (lower)		00000000 <sub>B</sub>	
0FAA <sub>H</sub>	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	11111111 <sub>B</sub>	
0FAB <sub>H</sub>	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	11111111 <sub>B</sub>	



Address	Register abbreviation	Register name	R/W	Initial value
0FAC <sub>H</sub> to 0FAF <sub>H</sub>	_	(Disabled)	-	_
0FB0 <sub>H</sub>	PDCRH1	16-bit PPG down counter register (upper)	R	00000000 <sub>B</sub>
0FB1 <sub>H</sub>	PDCRL1	16-bit PPG down counter register (lower)	R	00000000 <sub>B</sub>
0FB2 <sub>H</sub>	PCSRH1	16-bit PPG cycle setting buffer register (upper)	R/W	11111111 <sub>B</sub>
0FB3 <sub>H</sub>	PCSRL1	16-bit PPG cycle setting buffer register (lower)	R/W	11111111 <sub>B</sub>
0FB4 <sub>H</sub>	PDUTH1	16-bit PPG duty setting buffer register (upper)	R/W	11111111 <sub>B</sub>
0FB5 <sub>H</sub>	PDUTL1	16-bit PPG duty setting buffer register (lower)	R/W	11111111 <sub>B</sub>
0FB6 <sub>H</sub> to	—	(Disabled)	_	_
0FBB <sub>H</sub>	BGR1	LIN LIAPT baud rate generator register 1	R/W	000000-
0FBC <sub>H</sub> 0FBD <sub>H</sub>	BGRI	LIN-UART baud rate generator register 1 LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>
0FBE <sub>H</sub>	PSSR0	UART/SIO prescaler select register	R/W	00000000 <sub>B</sub>
0FBF <sub>H</sub>	BRSR0	UART/SIO baud rate setting register	R/W	00000000B
0FC0 <sub>H</sub> , 0FC1 <sub>H</sub>		(Disabled)		
0FC2 <sub>H</sub>	AIDRH	A/D input disable register (upper)	R/W	00000000 <sub>B</sub>
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub>	OPDBRH0	Output data buffer register (upper) ch. 0	R/W	00000000 <sub>B</sub>
0FC5 <sub>H</sub>	OPDBRL0	Output data buffer register (lower) ch. 0	R/W	00000000 <sub>B</sub>
0FC6 <sub>H</sub>	OPDBRH1	Output data buffer register (upper) ch. 1	R/W	00000000 <sub>B</sub>
0FC7 <sub>H</sub>	OPDBRL1	Output data buffer register (lower) ch. 1	R/W	00000000 <sub>B</sub>
0FC8 <sub>H</sub>	OPDBRH2	Output data buffer register (upper) ch. 2	R/W	00000000 <sub>B</sub>
0FC9 <sub>H</sub>	OPDBRL2	Output data buffer register (lower) ch. 2	R/W	00000000 <sub>B</sub>
0FCA <sub>H</sub>	OPDBRH3	Output data buffer register (upper) ch. 3	R/W	00000000 <sub>B</sub>
0FCB <sub>H</sub>	OPDBRL3	Output data buffer register (lower) ch. 3	R/W	00000000 <sub>B</sub>
0FCC <sub>H</sub>	OPDBRH4	Output data buffer register (upper) ch. 4	R/W	00000000 <sub>B</sub>
0FCD <sub>H</sub>	OPDBRL4	Output data buffer register (lower) ch. 4	R/W	00000000 <sub>B</sub>
0FCE <sub>H</sub>	OPDBRH5	Output data buffer register (upper) ch. 5	R/W	00000000 <sub>B</sub>
0FCF <sub>H</sub>	OPDBRL5	Output data buffer register (lower) ch. 5	R/W	00000000 <sub>B</sub>
0FD0 <sub>H</sub>	OPDBRH6	Output data buffer register (upper) ch. 6	R/W	00000000 <sub>B</sub>
0FD1 <sub>H</sub>	OPDBRL6	Output data buffer register (lower) ch. 6	R/W	00000000 <sub>B</sub>
0FD2 <sub>H</sub>	OPDBRH7	Output data buffer register (upper) ch. 7	R/W	00000000 <sub>B</sub>
0FD3 <sub>H</sub>	OPDBRL7	Output data buffer register (lower) ch. 7	R/W	00000000 <sub>B</sub>
0FD4 <sub>H</sub>	OPDBRH8	Output data buffer register (upper) ch. 8	R/W	00000000 <sub>B</sub>
0FD5 <sub>H</sub>	OPDBRL8	Output data buffer register (lower) ch. 8		00000000 <sub>B</sub>
0FD6 <sub>H</sub>	OPDBRH9	Output data buffer register (upper) ch. 9		00000000 <sub>B</sub>
0FD7 <sub>H</sub>	OPDBRL9	Output data buffer register (lower) ch. 9	R/W	00000000 <sub>B</sub>
0FD8 <sub>H</sub>	OPDBRHA	Output data buffer register (upper) ch. A	R/W	00000000 <sub>B</sub>
0FD9 <sub>H</sub>	OPDBRLA	Output data buffer register (lower) ch. A	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0FDA <sub>H</sub>	OPDBRHB	Output data buffer register (upper) ch. B	R/W	00000000 <sub>B</sub>
0FDB <sub>H</sub>	OPDBRLB	Output data buffer register (lower) ch. B	R/W	00000000 <sub>B</sub>
0FDC <sub>H</sub>	OPDUR	Output data register (upper)	R	0000XXXX <sub>B</sub>
0FDD <sub>H</sub>	OPDLR	Output data register (lower)	R	XXXXXXXAB
0FDE <sub>H</sub>	CPCUR	Compare clear register (upper)	R/W	XXXXXXXAB
0FDF <sub>H</sub>	CPCLR	Compare clear register (lower)	R/W	XXXXXXXAB
0FE0 <sub>H</sub> , 0FE1 <sub>H</sub>	—	(Disabled)	-	_
0FE2 <sub>H</sub>	TMBUR	Timer buffer register (upper)	R	XXXXXXXAB
0FE3 <sub>H</sub>	TMBLR	Timer buffer register (lower)	R	XXXXXXXAB
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXAB
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXX <sub>B</sub>
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	_	(Disabled)	_	
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXAB
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXAB
0FED <sub>H</sub>	—	(Disabled)	—	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0FEF <sub>H</sub>	WICR	Interrupt pin control register	R/W	01000000 <sub>B</sub>
0FF0 <sub>H</sub> to 0FFF <sub>H</sub>	_	(Disabled)	_	_

R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

#### Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



# **13. Interrupt Source Table**

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 0, ch. 4	IRQ00	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High
External interrupt ch. 1, ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>
External interrupt ch. 2, ch. 6	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	
External interrupt ch. 3, ch. 7	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]	
UART/SIO ch. 0, MPG (DTTI)	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
8/16-bit PPG ch. 1 (upper)	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
8/16-bit PPG ch. 2 (upper)	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
8/16-bit PPG ch. 2 (lower)	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
16-bit reload timer ch. 1, MPG (write timing/compare clear), $I^2C$	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
16-bit PPG timer ch. 1, MPG (position detection/compare match)	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
—	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	•
					Low



# 14. Electrical Characteristics


# 14.1 Absolute Maximum Ratings

Deveryoter	Cumhal	Rat	ing	11	Demortes
Parameter	Symbol	Min	Мах	Unit	Remarks
Power supply voltage*1	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	
Input voltage*1	VI	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	*2
Output voltage*1	Vo	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	*2
Maximum clamp current	I <sub>CLAMP</sub>	-2	+2	mA	Applicable to specific pins <sup>*3</sup>
Total maximum clamp current	$\Sigma  I_{CLAMP} $	—	20	mA	Applicable to specific pins <sup>*3</sup>
"L" level maximum output	I <sub>OL1</sub>	—	15	~^^	Other than P62 to P67
current	I <sub>OL2</sub>	—	15	- mA	P62 to P67
"L" level average current	I <sub>OLAV1</sub>	_	4	- mA	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)
	I <sub>OLAV2</sub>	_	12		P62 to P67 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	$\Sigma I_{OL}$	—	100	mA	
"L" level total average output current	$\Sigma I_{OLAV}$	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output	I <sub>OH1</sub>	_	-15	mA	Other than P12, P62 to P67, P72, P73 and PF2
current	I <sub>OH2</sub>	—	-15		P12, P62 to P67, P72, P73 and PF2
"H" level average current	I <sub>OHAV1</sub>	_	-4	mA	Other than P12, P62 to P67, P72, P73 and PF2 Average output current = operating current × operating ratio (1 pin)
	I <sub>OHAV2</sub>	_	-8		P12, P62 to P67, P72, P73 and PF2 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	$\Sigma I_{OH}$	_	-100	mA	
"H" level total average output current	$\Sigma I_{OHAV}$	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	T <sub>A</sub>	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	





- \*1: The parameter is based on  $V_{SS}$  = 0.0 V.
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1 and PG2
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the V<sub>CC</sub> voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential
    may pass through the protective diode to increase the potential of the V<sub>CC</sub> pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - · Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



### 14.2 Recommended Operating Conditions


 $(V_{SS} = 0.0 V)$ 

Parameter	Symbol	Value		Unit	Remarks				
raiametei	Symbol	Min	Max	Unit	itematks				
		2.4* <sup>1*2</sup>	5.5* <sup>1</sup>		In normal operation	Other than on chin dohug mode			
Power supply	V	2.3	5.5	v	Hold condition in stop mode	Other than on-chip debug mode			
voltage	V <sub>CC</sub>	2.9	5.5		In normal operation	On shin dahug mada			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Smoothing capacitor	C <sub>S</sub>	0.022	1	μF	*3				
Operating	т	-40	+85	°C	Other than on-chip debug mode				
temperature	T <sub>A</sub>	+5	+35		On-chip debug mode				

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: This value becomes 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# 14.3 DC Characteristics

			_		Value	$C = 5.0 V \pm 2$			
Parameter	Symbol	Pin name	Condition	Min	Typ <sup>*3</sup>	Max	Unit		
	V <sub>IHI</sub>	P47, P72, P73, P77	*1	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	v	When CMOS input level (hysteresis input) is selected	
"H" level input voltage	V <sub>IHS</sub>	P00 to P07, P10 to P17, P40 to P47, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2	*1	0.8 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	Hysteresis input	
	V <sub>IHM</sub>	PF2	—	0.7 V <sub>CC</sub>	_	$V_{CC}$ + 0.3	V	Hysteresis input	
	V <sub>IL</sub>	P47, P72, P73, P77	*1	V <sub>SS</sub> – 0.3		0.3 V <sub>CC</sub>	v	When CMOS input level (hysteresis input) is selected	
"L" level input voltage	V <sub>ILS</sub>	P00 to P07, P10 to P17, P40 to P47, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2	*1	V <sub>SS</sub> – 0.3	_	0.2 V <sub>CC</sub>	V	Hysteresis input	
	V <sub>ILM</sub>	PF2	_	V <sub>SS</sub> - 0.3	_	0.3 V <sub>CC</sub>	V	Hysteresis input	
Open-drain output application voltage	V <sub>D</sub>	P12, P72, P73, PF2	_	V <sub>SS</sub> – 0.3	_	V <sub>SS</sub> + 5.5	v		
"H" level output voltage	V <sub>OH1</sub>	Output pins other than P12, P62 to P67, P72, P73, PF2	I <sub>OH</sub> = -4 mA	V <sub>CC</sub> - 0.5	_	_	v		
	V <sub>OH2</sub>	P62 to P67	I <sub>OH</sub> = –8 mA	V <sub>CC</sub> - 0.5	—	_	V		
"L" level output voltage	V <sub>OL1</sub>	Output pins other than P62 to P67	I <sub>OL</sub> = 4 mA	_		0.4	v		
	V <sub>OL2</sub>	P62 to P67	I <sub>OL</sub> = 12 mA	—	—	0.4	V		
Input leak current (Hi-Z output leak current)	ILI	All input pins	0.0 V < V <sub>I</sub> < V <sub>CC</sub>	-5	_	+5	μΑ	When pull-up resistance is disabled	
Pull-up resistance	R <sub>PULL</sub>	P00 to P07, P10, P11, P13 to P17, P40 to P47, P60, P61, P70, P71, P74 to P76, PG1, PG2	V <sub>1</sub> = 0 V	25	50	100	kΩ	When pull-up resistance is enabled	

 $(V_{CC} = 5.0 \text{ V}\pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 



_	Symbol	Pin name			Value	-		
Parameter			Condition	Min	Typ <sup>*3</sup>	Мах	Unit	Remarks
Input capacitance	C <sub>IN</sub>	Other than $V_{CC}$ and $V_{SS}$	f = 1 MHz	_	5	15	pF	
			V <sub>CC</sub> = 5.5 V F <sub>CH</sub> = 32 MHz	_	14.8	17	mA	Except during Flash memory writing and erasing
	I <sub>CC</sub>		F <sub>MP</sub> = 16 MHz Main clock mode (divided by 2)	_	33.5	39.5	mA	During Flash memory writing and erasing
			(0.11000 2) _/	—	16.6	21	mA	At A/D conversion
Power supply current* <sup>2</sup>	I <sub>CCS</sub>		$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz $F_{MP}$ = 16 MHz Main sleep mode (divided by 2)	_	7	9	mA	
	I <sub>CCL</sub>	V <sub>CC</sub> (External clock operation)	$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_A = +25^{\circ}C$	_	60	153	μΑ	
	I <sub>CCLS</sub>		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_A = +25^{\circ}C$	_	9.4	84	μA	
	I <sub>ССТ</sub>		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = +25^{\circ}C$	_	4.3	30	μA	
	ICCMCR	V <sub>cc</sub>	$V_{CC}$ = 5.5 V $F_{CRH}$ = 12.5 MHz $F_{MP}$ = 12.5 MHz Main CR clock mode	_	11.8	13.2	mA	
	I <sub>CCSCR</sub>		$V_{CC} = 5.5 V$ Sub-CR clock mode (divided by 2) $T_A = +25^{\circ}C$	_	113	410	μA	

(V<sub>CC</sub> = 5.0 V±10%, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)



(00/////00//					$(V_{CC} =$	5.0 V±1	0%, V <sub>S</sub>	<sub>S</sub> = 0.0 V, T <sub>A</sub> = -40°C	to +85°
Devenueter	Cumhal		Condition		Value		11	Remarks	
Parameter	Symbol	Pin name	Condition	Min	Typ <sup>*3</sup>	Max	Unit		
	I <sub>CCTS</sub>	V <sub>CC</sub> (External clock	$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz Time-base timer mode $T_A$ = +25°C	_	0.9	3	mA		
	I <sub>ССН</sub>	operation)	$V_{CC} = 5.5 V$ Substop mode $T_A = +25^{\circ}C$	_	3.4	22.5	μA		
Power supply current* <sup>2</sup>	I <sub>LVD</sub>		Current consumption for low-voltage detection circuit only	_	31	54	μA		
	I <sub>CRH</sub>	V <sub>CC</sub>	Current consumption for the main CR oscillator	_	0.5	0.6	mA		
	I <sub>CRL</sub>		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	20	72	μA		

\*1: The input levels of P47, P72, P73 and P77 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- \*2: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I<sub>LVD</sub>) to one of the value from I<sub>CC</sub> to I<sub>CCH</sub>. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I<sub>CRH</sub>, I<sub>CRL</sub>) and a specified value. In on-chip debug mode, the CR oscillator (I<sub>CRH</sub>) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - + See "AC Characteristics: Clock Timing" for  $\mathsf{F}_{CH}$  and  $\mathsf{F}_{CL}.$
  - + See "AC Characteristics: Source Clock/Machine Clock" for  $\mathsf{F}_{\mathsf{MP}}$  and  $\mathsf{F}_{\mathsf{MPL}}.$

\*3: V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C



### 14.4 AC Characteristics

### 14.4.1 Clock Timing

# (V\_{CC} = 2.4 V to 5.5 V, V\_{SS} = 0.0 V, T\_A = –40°C to +85°C)


Deveryoter	Cumb al	Pin name	Canditian		Value		Unit	Domorko
Parameter	Symbol		Condition	Min	Тур	Max		Remarks
		X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used
	F <sub>CH</sub>	X0	X1: open	1	_	12	MHz	When the main external clock is
		X0, X1	*1	1	_	32.5	MHz	used
				12.25	12.5	12.75	MHz	
				9.80	10	10.20	MHz	When the main CR clock is used <sup>*2</sup>
				7.84	8	8.16	MHz	When the main CR clock is used -
	F			0.98	1	1.02	MHz	
Clock frequency	F <sub>CRH</sub>	_	_	12.18	12.5	12.82	MHz	
				9.75	10	10.25	MHz	When the main CR clock is used <sup>*3</sup>
				7.80	8	8.20	MHz	when the main CR clock is used
				0.97	1	1.03	MHz	
	F <sub>CL</sub>	X0A, X1A		_	32.768	_	kHz	When the sub-oscillation circuit is used
			_	_	32.768	_	kHz	When the sub-external clock is used
	F <sub>CRL</sub>	—	—	50	100	200	kHz	When the sub-CR clock is used
		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used
Clock cycle time	t <sub>HCYL</sub>	X0	X1: open	83.4		1000	ns	
		X0, X1	*1	30.8		1000	ns	When the external clock is used
	t <sub>LCYL</sub>	X0A, X1A	_		30.5	_	μs	When the subclock is used
	t <sub>WH1</sub>	X0	X1: open	33.4		_	ns	
Input clock pulse	t <sub>WL1</sub>	X0, X1	*1	12.4		_	ns	When the external clock is used, the duty ratio should range
width	t <sub>WH2</sub> t <sub>WL2</sub>	X0A	_	_	15.2	_	μs	between 40% and 60%.
Input clock rise	t <sub>CR</sub>	X0	X1: open	—	_	5	ns	When the outernal alastic is used
time and fall time	t <sub>CF</sub>	X0, X1	*1	—	—	5	ns	When the external clock is used
CR oscillation start	t <sub>CRHWK</sub>	—	—	—	—	80	μs	When the main CR clock is used
time	t <sub>CRLWK</sub>	—	—	—	_	10	μs	When the sub-CR clock is used


\*1: The external clock signal is input to X0 and the inverted external clock signal to X1.


\*2: These specifications are only applicable to a product in LQFP package (FPT-48P-M49 or FPT-52P-M02).


\*3: These specifications are only applicable to a product in QFN package (LCC-48P-M11).













#### 14.4.2 Source Clock/Machine Clock

(V\_{CC} = 5.0 V $\pm$ 10%, V\_{SS} = 0.0 V, T<sub>A</sub> = –40°C to +85°C)

Doromotor	Symbol	Pin		Value		Unit	Bemerke
Parameter	Symbol	name	Min	Тур	Max	Onit	Remarks
			61.5	_	2000	ns	When the main external clock is used Min: $F_{CH}$ = 32.5 MHz, divided by 2 Max: $F_{CH}$ = 1 MHz, divided by 2
Source clock cycle time* <sup>1</sup>	t <sub>SCLK</sub>	_	80	_	1000	ns	When the main CR clock is used Min: F <sub>CRH</sub> = 12.5 MHz Max: F <sub>CRH</sub> = 1 MHz
			—	61	_	μs	When the sub-oscillation clock is used F <sub>CL</sub> = 32.768 kHz, divided by 2
			_	20	—	μs	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz, divided by 2
	Е		0.5	—	16.25	MHz	When the main oscillation clock is used
Source clock	F <sub>SP</sub>		1	—	12.5	MHz	When the main CR clock is used
frequency		—	—	16.384	—	kHz	When the sub-oscillation clock is used
	F <sub>SPL</sub>		— 50 —		_	kHz	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP}$ = 16.25 MHz, no division Max: $F_{SP}$ = 0.5 MHz, divided by 16
Machine clock cycle time* <sup>2</sup>			80	_	16000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 12.5 MHz Max: F <sub>SP</sub> = 1 MHz, divided by 16
(minimum instruction execution time)	<sup>t</sup> MCLK	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F <sub>SPL</sub> = 50 kHz, no division Max: F <sub>SPL</sub> = 50 kHz, divided by 16
	E		0.031	—	16.25	MHz	When the main oscillation clock is used
Machine clock	F <sub>MP</sub>		0.0625	—	12.5	MHz	When the main CR clock is used
frequency		—	1.024	—	16.384	kHz	When the sub-oscillation clock is used
	F <sub>MPL</sub>		3.125	_	50	kHz	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz

\*1: This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.


Main clock divided by 2

- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16








#### 14.4.3 External Reset

(V<sub>CC</sub> = 5.0 V $\pm$ 10%, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Value	Value		Remarks
Falametei	Symbol	Min	Max	Unit	Remains
		2 t <sub>MCLK</sub> *1	—	ns	In normal operation
RST "L" level pulse width	t <sub>RSTL</sub>	Oscillation time of the oscillator* <sup>2</sup> + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on
		100	_	μs	In time-base timer mode

\*1: See "Source Clock/Machine Clock" for t<sub>MCLK</sub>.

\*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.







#### 14.4.4 Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Value		Unit	Remarks
Faiametei	Symbol	Condition	Min	in Max		
Power supply rising time	t <sub>R</sub>	—	—	50	ms	
Power supply cutoff time	t <sub>OFF</sub>		1		ms	Wait time until power-on



**Note:** A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.






#### 14.4.5 Peripheral Input Timing

(V\_{CC} = 5.0 V±10%, V\_{SS} = 0.0 V, T\_A = -40^{\circ}C to +85°C)

Parameter	Symbol	Pin name	Va	Unit	
Farameter	Symbol	Fiil name	Min	Max	Unit
Peripheral input "H" pulse width	t <sub>ILIH</sub>	INT00 to INT07, EC0, EC1, TI1, TRG1	2 t <sub>MCLK</sub> *	—	ns
Peripheral input "L" pulse width	t <sub>IHIL</sub>		2 t <sub>MCLK</sub> *	_	ns





#### 14.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled<sup>\*2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)


$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$	(V <sub>CC</sub> = 5.0	ñ10%, AV <sub>SS</sub> =	= V <sub>SS</sub> =	: 0.0 V, T <sub>A</sub>	= -40°C	to +85°C)
---	------------------------	--------------------------	---------------------	-------------------------	---------	-----------


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Farameter	Symbol	Pin name	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCK, SOT	Internal clock	-95	+95	ns
$Valid\;SIN\toSCK\;\uparrow$	t <sub>IVSHI</sub>	SCK, SIN	operation output pin: C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> * <sup>3</sup> + 190	—	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t <sub>SHIXI</sub>	SCK, SIN		0	—	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		3 t <sub>MCLK</sub> * <sup>3</sup> – t <sub>R</sub>	—	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		t <sub>MCLK</sub> * <sup>3</sup> + 95	—	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVE</sub>	SCK, SOT	External clock		2 t <sub>MCLK</sub> * <sup>3</sup> + 95	ns
$Valid\;SIN\toSCK\;\uparrow$	t <sub>IVSHE</sub>	SCK, SIN	operation output pin:	190	—	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t <sub>SHIXE</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> * <sup>3</sup> + 95	—	ns
SCK fall time	t <sub>F</sub>	SCK	]	—	10	ns
SCK rise time	t <sub>R</sub>	SCK	]	—	10	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.









Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled<sup>\*2</sup>. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition	Va	Unit	
Farameter	Symbol	Finnanie	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
$SCK \uparrow \to SOT \text{ delay time}$	t <sub>SHOVI</sub>	SCK, SOT	Internal clock	-95	+95	ns
$Valid\;SIN\toSCK\;\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	operation output pin: C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> * <sup>3</sup> + 190	—	ns
$SCK \downarrow \to valid\;SIN\;hold\;time$	t <sub>SLIXI</sub>	SCK, SIN		0	—	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		$3 t_{MCLK}^{*3} - t_R$	—	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		t <sub>MCLK</sub> * <sup>3</sup> + 95	—	ns
$SCK \uparrow \to SOT$ delay time	t <sub>SHOVE</sub>	SCK, SOT	External clock	_	2 t <sub>MCLK</sub> * <sup>3</sup> + 95	ns
Valid SIN $ ightarrow$ SCK $\downarrow$	t <sub>IVSLE</sub>	SCK, SIN	operation output pin:	190	—	ns
$SCK \downarrow \to valid\;SIN\;hold\;time$	t <sub>SLIXE</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> * <sup>3</sup> + 95	—	ns
SCK fall time	t <sub>F</sub>	SCK		—	10	ns
SCK rise time	t <sub>R</sub>	SCK		—	10	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.












Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

$$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Pin name	Condition	Va	Unit	
Farameter	Symbol	Finnanie	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
$SCK \uparrow \to SOT$ delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock	-95	+95	ns
$Valid\;SIN\toSCK\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	operation output pin:	t <sub>MCLK</sub> * <sup>3</sup> + 190	—	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t <sub>SLIXI</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	—	ns
$\text{SOT} \rightarrow \text{SCK} \downarrow \text{delay time}$	t <sub>SOVLI</sub>	SCK, SOT		—	4 t <sub>MCLK</sub> * <sup>3</sup>	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.






Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	Unit	
Falameter	Symbol	Finname	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	_	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCK, SOT	Internal clock operation	-95	+95	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t <sub>IVSHI</sub>	SCK, SIN	output pin:	t <sub>MCLK</sub> * <sup>3</sup> + 190	—	ns
$SCK\!\uparrow \to valid\;SIN$ hold time	t <sub>SHIXI</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	—	ns
$SOT \to SCK \uparrow delay \ time$	t <sub>SOVHI</sub>	SCK, SOT		_	4 t <sub>MCLK</sub> * <sup>3</sup>	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.






# 14.4.7 Low-voltage Detection

Maa	= 0.0	ту	·. =	-40°C	to	_85°	$(\mathbf{n})$
(VSS	- 0.0	/ v, i	A -	-40 0	ιU	+00	$\mathcal{O}$

Parameter	Symbol		Value		Unit	Remarks
Faranieter	Symbol	Min	Тур	Мах	Unit	Remarks
Release voltage	V <sub>DL+</sub>	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL-</sub>	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V <sub>HYS</sub>	70	100	—	mV	
Power supply start voltage	V <sub>off</sub>			2.3	V	
Power supply end voltage	V <sub>on</sub>	4.9		—	V	
Power supply voltage change time (at power supply rise)	t <sub>r</sub>	3000	_	—	μs	Slope of power supply that the reset release signal generates within the rating $(V_{DL^+})$
Power supply voltage change time (at power supply fall)	t <sub>f</sub>	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating ( $V_{DL}$ )
Reset release delay time	t <sub>d1</sub>	_	_	300	μs	
Reset detection delay time	t <sub>d2</sub>		_	20	μs	






## 14.4.8 I<sup>2</sup>C Timing

14.4.0 T C Tinning			(V <sub>CC</sub> = 5.0 V±	10%, A\	/ <sub>SS</sub> = V <sub>S</sub>	<sub>SS</sub> = 0.0	V, T <sub>A</sub> =	-40°C
					Va	lue		
Parameter	Symbol	Pin name	Condition	Stan- dard-mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	t <sub>HD;STA</sub>	SCL, SDA		4.0	-	0.6	_	μs
SCL clock "L" width	t <sub>LOW</sub>	SCL		4.7	—	1.3		μs
SCL clock "H" width	t <sub>HIGH</sub>	SCL		4.0	_	0.6		μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	t <sub>SU;STA</sub>	SCL, SDA	R = 1.7 kΩ.	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t <sub>HD;DAT</sub>	SCL, SDA	C = 50 pF <sup>*1</sup>	0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	t <sub>SU;DAT</sub>	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	t <sub>SU;STO</sub>	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	t <sub>BUF</sub>	SCL, SDA		4.7	_	1.3	_	μs

\*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

\*2: The maximum t<sub>HD;DAT</sub> in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t<sub>LOW</sub>) does not extend.

\*3: A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, provided that the condition of  $t_{SU;DAT} \ge 250$  ns is fulfilled.







Parameter	Sym-	Pin	Condition	Value <sup>*2</sup>			Demerika
Parameter	bol	name	Condition	Min	Мах	Unit	Remarks
SCL clock "L" width	t <sub>LOW</sub>	SCL		(2 + nm/2)t <sub>MCLK</sub> - 20	_	ns	Master mode
SCL clock "H" width	t <sub>HIGH</sub>	SCL		(nm/2)t <sub>MCLK</sub> – 20	(nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
START condition hold time	<sup>t</sup> hd;sta	SCL, SDA		(–1 + nm/2)t <sub>MCLK</sub> – 20	(–1 + nm)t <sub>MCLK</sub> + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the mini- mum value is ap- plied.
STOP condition setup time	t <sub>SU;STO</sub>	SCL, SDA		(1 + nm/2)t <sub>MCLK</sub> – 20	(1 + nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
START condition setup time	t <sub>SU;STA</sub>	SCL, SDA		(1 + nm/2)t <sub>MCLK</sub> – 20	(1 + nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
Bus free time between STOP condition and START condition	t <sub>BUF</sub>	SCL, SDA	R = 1.7 kΩ, C = 50 pF* <sup>1</sup>	(2 nm + 4)t <sub>MCLK</sub> – 20	_	ns	
Data hold time	t <sub>HD;DAT</sub>	SCL, SDA		3 t <sub>MCLK</sub> – 20	_	ns	Master mode
Data setup time	t <sub>su;dat</sub>	SCL, SDA		(-2 + nm/2)t <sub>MCLK</sub> - 20	(-1 + nm/2)t <sub>MCLK</sub> + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maxi- mum value is ap- plied.
Setup time be- tween clearing interrupt and SCL rising	t <sub>su;int</sub>	SCL		(nm/2)t <sub>MCLK</sub> – 20	(1 + nm/2)t <sub>MCLK</sub> + 20	ns	Minimum value is applied to interrupt at 9th SCL $\downarrow$ . Maximum value is applied to the interrupt at the 8th SCL $\downarrow$ .

(V\_{CC} = 5.0 V $\pm$ 10%, AV\_{SS} = V\_{SS} = 0.0 V, T<sub>A</sub> = –40°C to +85°C)

(Continued)



## (Continued)

Parameter	Sym-	Sym- Pin com		Value* <sup>2</sup>			Dementer	
Parameter	bol	name	Condition	Min	in Max		Remarks	
SCL clock "L" width	t <sub>LOW</sub>	SCL		4 t <sub>MCLK</sub> – 20	_	ns	At reception	
SCL clock "H" width	t <sub>HIGH</sub>	SCL		4 t <sub>MCLK</sub> – 20	_	ns	At reception	
START condition detection	t <sub>HD;STA</sub>	SCL, SDA		2 t <sub>MCLK</sub> – 20	_	ns	Not detected when 1 t <sub>MCLK</sub> is used at reception	
STOP condition detection	t <sub>su;sto</sub>	SCL, SDA		2 t <sub>MCLK</sub> – 20	_	ns	Not detected when 1 t <sub>MCLK</sub> is used at reception	
RESTART condition detection condition	t <sub>SU;STA</sub>	SCL, SDA		2 t <sub>MCLK</sub> – 20	_	ns	Not detected when 1 t <sub>MCLK</sub> is used at reception	
Bus free time	t <sub>BUF</sub>	SCL, SDA		2 t <sub>MCLK</sub> – 20		ns	At reception	
Data hold time	t <sub>hd;dat</sub>	SCL, SDA	R = 1.7 kΩ, C = 50 pF* <sup>1</sup>	2 t <sub>MCLK</sub> – 20	_	ns	At slave transmission mode	
Data setup time	t <sub>SU;DAT</sub>	SCL, SDA		t <sub>LOW</sub> - 3 t <sub>MCLK</sub> - 20		ns	At slave transmission mode	
Data hold time	t <sub>HD;DAT</sub>	SCL, SDA		0	_	ns	At reception	
Data setup time	t <sub>SU;DAT</sub>	SCL, SDA		t <sub>MCLK</sub> – 20	_	ns	At reception	
$SDA\downarrow \rightarrow SCL\uparrow$ (at wakeup function)	twakeup	SCL, SDA		Oscillation stabilization wait time +2 t <sub>MCLK</sub> – 20	_	ns		

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

\*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- \*2: See "Source Clock/Machine Clock" for t<sub>MCLK</sub>.
  - m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I<sup>2</sup>C clock control register (ICCR0).
  - n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I<sup>2</sup>C clock control register (ICCR0).
  - The actual timing of I<sup>2</sup>C is determined by the values of m and n set by the machine clock (t<sub>MCLK</sub>) and the CS4 to CS0 bits in the ICCR0 register.
  - Standard-mode:
     m and n can be set to values in th

m and n can be set to values in the following range:  $0.9 \text{ MHz} < t_{\text{MCLK}}$  (machine clock) < 10 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

- $\begin{array}{ll} (m, n) = (1, 8) \\ (m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4) \\ (m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8) \\ (m, n) = (1, 98) \end{array} \\ \begin{array}{ll} : 0.9 \ \text{MHz} < t_{\text{MCLK}} \le 1 \ \text{MHz} \\ : 0.9 \ \text{MHz} < t_{\text{MCLK}} \le 2 \ \text{MHz} \\ : 0.9 \ \text{MHz} < t_{\text{MCLK}} \le 4 \ \text{MHz} \\ : 0.9 \ \text{MHz} < t_{\text{MCLK}} \le 4 \ \text{MHz} \\ : 0.9 \ \text{MHz} < t_{\text{MCLK}} \le 10 \ \text{MHz} \\ \end{array}$
- Fast-mode:

m and n can be set to values in the following range:  $3.3 \text{ MHz} < t_{\text{MCLK}}$  (machine clock) < 10 MHz.


The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8)	: 3.3 MHz < t <sub>MCLK</sub> ≤ 4 MHz
(m, n) = (1, 22), (5, 4)	: 3.3 MHz < t <sub>MCLK</sub> ≤ 8 MHz
(m, n) = (6, 4)	: 3.3 MHz < t <sub>MCLK</sub> ≤ 10 MHz




### 14.4.9 UART/SIO, Serial I/O Timing

	ing in the second se		(V <sub>CC</sub> = 5.0 V $\pm$	10%, AV <sub>SS</sub> = V <sub>S</sub>	<sub>S</sub> = 0.0 V, T <sub>A</sub>	= -40°C
Parameter	Symbol	Pin name	Condition	Val	Unit	
Faidilielei	Symbol		Condition	Min	Мах	
Serial clock cycle time	t <sub>SCYC</sub>	UCK0		4 t <sub>MCLK</sub> *	_	ns
$UCK \downarrow \to UO \text{ time}$	t <sub>SLOV</sub>	UCK0, UO0	Internal clock	-190	+190	ns
$Valid\;UI\toUCK\;\uparrow$	t <sub>IVSH</sub>	UCK0, UI0	operation	2 t <sub>MCLK</sub> *	—	ns
UCK $\uparrow \rightarrow$ valid UI hold time	t <sub>SHIX</sub>	UCK, UI0		2 t <sub>MCLK</sub> *	—	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	UCK0	External clock operation	4 t <sub>MCLK</sub> *	—	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	UCK0		4 t <sub>MCLK</sub> *	—	ns
UCK $\downarrow \rightarrow$ UO time	t <sub>SLOV</sub>	UCK0, UO0		—	190	ns
$Valid\;UI\toUCK\;\uparrow$	t <sub>IVSH</sub>	UCK0, UI0		2 t <sub>MCLK</sub> *	_	ns
UCK $\uparrow \rightarrow$ valid UI hold time	t <sub>SHIX</sub>	UCK0, UI0		2 t <sub>MCLK</sub> *	_	ns










## 14.4.10 MPG Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Faiailletei	Symbol	Finnanie	Condition	Min	Max	Unit	Remains
Input pulse width	t <sub>TIWH</sub> t <sub>TIWL</sub>	SNI0 to SNI2, DTTI	_	4 t <sub>MCLK</sub>	_	ns	





## 14.5 A/D Converter

## 14.5.1 A/D Converter Electrical Characteristics


# (V\_{CC} = 4.0 V to 5.5 V, V\_{SS} = 0.0 V, T<sub>A</sub> = –40°C to +85°C)


Parameter	Symbol	Value			Unit	Remarks	
Parameter	Symbol	Min Typ		Мах	Unit	Reilidiks	
Resolution		_	—	10	bit		
Total error		-3	—	+3	LSB		
Linearity error		-2.5	—	+2.5	LSB		
Differential linear error		-1.9	—	+1.9	LSB		
Zero transition voltage	V <sub>OT</sub>	V <sub>SS</sub> – 1.5 LSB	V <sub>SS</sub> + 0.5 LSB	V <sub>SS</sub> + 2.5 LSB	V		
Full-scale transition voltage	V <sub>FST</sub>	V <sub>CC</sub> – 4.5 LSB	V <sub>CC</sub> – 2 LSB	V <sub>CC</sub> + 0.5 LSB	V		
Compare time		0.9	—	16500	μs	$4.5~\text{V} \leq \text{V}_{CC} \leq 5.5~\text{V}$	
Compare time	_	1.8	—	16500	μs	$4.0 \text{ V} \le \text{V}_{\text{CC}} < 4.5 \text{ V}$	
Someling time		0.6	_	∞	μs	4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V, with external impedance < 5.4 $k\Omega$	
Sampling time		1.2	_	œ	μs	4.0 V $\leq$ V <sub>CC</sub> < 4.5 V, with external impedance < 2.4 k $\Omega$	
Analog input current	I <sub>AIN</sub>	-0.3	—	+0.3	μA		
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub>	—	V <sub>CC</sub>	V		



#### 14.5.2 Notes on Using the A/D Converter

- • External impedance of analog input and its sampling time
  - The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





### ■ A/D conversion error

As  $|V_{CC}-V_{SS}|$  decreases, the A/D conversion error increases proportionately.





14.5.3 Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .


■ Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow \rightarrow$  "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111"  $\leftarrow \rightarrow$  "11 1111 1110") of the same device.

Differential linear error (unit: LSB) It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.


#### Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





#### (Continued)





## 14.6 Flash Memory Write/Erase Characteristics

Parameter	Value			Unit	Remarks	
Falanielei	Min	Тур	Max	Unit	ivenial K5	
Sector erase time (2 Kbyte sector)	—	0.2* <sup>1</sup>	0.5* <sup>2</sup>	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	—	0.5* <sup>1</sup>	7.5* <sup>2</sup>	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Byte writing time	—	21	6100* <sup>2</sup>	μs	System-level overhead is excluded.	
Erase/write cycle	100000	—	—	cycle		
Power supply voltage at erase/write	3.0	_	5.5	V		
Flash memory data retention time	20* <sup>3</sup>	_	_	year	Average T <sub>A</sub> = +85°C	

\*1:  $T_A$  = +25°C,  $V_{CC}$  = 5.0 V, 100000 cycles


\*2:  $T_A$  = +85°C,  $V_{CC}$  = 3.0 V, 100000 cycles

\*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).





# 15. Sample Characteristics


## Power supply current temperature characteristics




Document Number: 002-07573 Rev. \*B















### (Continued)


















## Input voltage characteristics






## Output voltage characteristics





## Pull-up characteristics





# 16. Mask Options

No.	Part Number	MB95F394H MB95F396H MB95F398H	MB95F394K MB95F396K MB95F398K	
	Selectable/Fixed	Fixed		
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset	
2	Reset	With dedicated reset input	Without dedicated reset input	





# 17. Ordering Information

Part Number	Package
MB95F394HPMC-G-SNE2 MB95F394KPMC-G-SNE2 MB95F396HPMC-G-SNE2 MB95F396KPMC-G-SNE2 MB95F398HPMC-G-SNE2 MB95F398KPMC-G-SNE2	48-pin plastic LQFP (FPT-48P-M49)
MB95F394HPMC1-G-SNE2 MB95F394KPMC1-G-SNE2 MB95F396HPMC1-G-SNE2 MB95F396KPMC1-G-SNE2 MB95F398HPMC1-G-SNE2 MB95F398KPMC1-G-SNE2	52-pin plastic LQFP (FPT-52P-M02)
MB95F394HWQN-G-SNE1 MB95F394HWQN-G-SNERE1 MB95F394KWQN-G-SNERE1 MB95F396HWQN-G-SNERE1 MB95F396HWQN-G-SNERE1 MB95F396HWQN-G-SNERE1 MB95F396KWQN-G-SNERE1 MB95F398HWQN-G-SNERE1 MB95F398HWQN-G-SNE1 MB95F398KWQN-G-SNE1 MB95F398KWQN-G-SNERE1	48-pin plastic QFN (LCC-48P-M11)



# 18. Package Dimension













52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.00 × 10.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-52P-M02)	Code (Reference)	P-LFQFP52-10×10-0.65




## (Continued)



## (Continued)







# 19. Major Changes

Page	Section	Details
1	Features	Changed the main CR clock oscillation accuracy. $\pm 2\% \rightarrow \pm 2\%$ or $\pm 2.5\%$
		Added a remark about the main CR clock accuracy.
4	Product Line-up	Added FPT-52P-M02.
5	Packages And Corresponding Products	Added FPT-52P-M02.
6	Differences Among Products And Notes On Product Selection	Added a reference for the connection method in "• On-chip debug function".
8	Pin Assignment	Added the pin assignment diagram of FPT-52P-M02.
10 to 13	Pin Functions	Added the pin numbers of FPT-52P-M02.
34	Electrical Characteristics AC Characteristics Clock Timing	Changed the values of clock frequency (F <sub>CRH</sub> ). Added conditions related to the LQFP package and the QFN package for the values of clock frequency (F <sub>CRH</sub> ).
		Added footnotes *2 and *3.
58 to 63	Sample Characteristics	Added "Sample Characteristics".
65	Ordering Information	Added the part numbers of FPT-52P-M02.
67	Package Dimension	Added the package diagram of FPT-52P-M02.

NOTE: Please see "Document History" about later revised information.

# **Document History**

Document Title: MB95F394H/F396K/F398H/F394K/F396H/F398K CMOS F2MC-8FX MB95390H Series 8-bit Microcontrollers Document Number: 002-07573

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH		Migrated to Cypress and assigned document number 002-07573. No change to document contents or format.
*A	5185613	AKIH	3/31/2016	Updated to Cypress template
*В	5861659	YSAT	08/25/2017	Adapted new Cypress logo



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

## **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

<sup>©</sup> Cypress Semiconductor Corporation 2010-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reprotuce the Software is not accompanied by for use with cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to en users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.