# 16-bit Proprietary Microcontroller

**CMOS** 

## F<sup>2</sup>MC-16LX MB90540G/545G Series

### MB90F543G(S)/F546G(S)/F548G(S)/F549G(S)/V540G MB90543G(S)/547G(S)/548G(S)/F548GL(S)

#### ■ DESCRIPTION

The MB90540G/545G series with FULL-CAN and Flash ROM is specially designed for automotive and industrial applications. Its main features are on-board CAN Interfaces (MB90540G series: 2 channels, MB90545G series: 1 channel), which conform to CAN V2.0A and V2.0B specifications, supporting very flexible message buffer scheme and so offering more functions than a normal full CAN approach. The instruction set by F²MC-16LX CPU core inherits an AT architecture of the F²MC\* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The micro controller has a 32-bit accumulator for processing long word data. The MB90540G/545G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture (ICU), output compare (OCU)).

\*: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### **■ FEATURES**

Clock

Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation Minimum instruction execution time : 62.5 ns (operation at oscillation of 4 MHz, PLL four times multiplied : machine clock 16 MHz and at operating Vcc = 5.0 V)

- Subsystem Clock: 32 kHz
- Instruction set to optimize controller applications

Rich data types (bit, byte, word, long word)

Rich addressing mode (23 types)

Enhanced signed multiplication/division instruction and RETI instruction functions

Enhanced precision calculation realized by the 32-bit accumulator

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



• Instruction set designed for high level language (C language) and multi-task operations

Adoption of system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

- Program patch function (for two address pointers)
- Enhanced execution speed : 4-byte Instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI2OS)

Embedded ROM size and types

MASK ROM: 256 Kbytes / 64 Kbytes / 128 Kbytes

Flash ROM: 128 Kbytes/256 Kbytes

Embedded RAM size: 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes (evaluation chip)

• Flash ROM

Supports automatic programming, Embedded Algorithm

Write/Erase/Erase-Suspend/Resume commands

A flag indicating completion of the algorithm

Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory

Erase can be performed on each block

Block protection with external programming voltage

• Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)

Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode

Watch mode

Hardware stand-by mode

Process

 $0.5\ \mu m$  CMOS technology

I/O port

General-purpose I/O ports: 81 ports

Timer

Watchdog timer: 1 channel

8/16-bit PPG timer : 8/16-bit  $\times$  4 channels

16-bit reload timer: 2 channels

16-bit I/O timer

16-bit free-run timer : 1 channel Input capture : 8 channels Output compare : 4 channels

• Extended I/O serial interface : 1 channel

• UARTO

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

#### (Continued)

• UART 1 (SCI)

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized serial (extended I/O serial) can be used.

• External interrupt circuit (8 channels)

A module for starting an external intelligent I/O service (El<sup>2</sup>OS) and generating an external interrupt which is triggered by an external input.

• Delayed interrupt generation module

Generates an interrupt request for switching tasks.

• 8/10-bit A/D converter (8 channels)

8/10-bit resolution can be selectively used.

Starting by an external trigger input.

Conversion time : 26.3 μs
• FULL-CAN interfaces

MB90540G series : 2 channels MB90545G series : 1 channel

Conforming to Version 2.0 Part A and Part B

Flexible message buffering (mailbox and FIFO buffering can be mixed)

• External bus interface : Maximum address space 16 Mbytes

• Package: QFP-100, LQFP-100

### **■ PRODUCT LINEUP**


Features	MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G			
CPU		F <sup>2</sup> MC-16LX CPU				
System clock	On-chip PLL clock Minimum instruction exection tin	multiplier (×1, ×2, ×3, ×4, 1/2 v ne : 62.5 ns (machine clock 16 multiplied by PLL	MHz, 4MHz osc. four times			
ROM	Flash memory MB90F543G(S)/F548G(S) / F548GL(S) : 128 Kbytes MB90F549G(S)/F546G(S) : 256 Kbytes	MASK ROM: MB90547G(S): 64 Kbytes MB90543G(S)/548G(S): 128 Kbytes MB90549G(S): 256 Kbytes	External			
RAM	MB90F548G(S)/F548GL(S): 4 Kbytes MB90F543G (S) /F549G(S): 6 Kbytes MB90F546G(S): 8 Kbytes	MB90547G(S): 2 Kbytes MB90548G(S): 4 Kbytes MB90543G(S)/549G(S): 6 Kbytes	8 Kbytes			
Clocks	MB90F543G/F548G/F549G/ F546G/F548GL: Two clocks system MB90F543GS/F548GS/ F549GS/F546GS/F548GLS: One clock system	MB90543G/547G/548G/ 549G: Two clocks system MB90543GS/547GS/ 548GS/549GS: One clock system	Two clocks system*1			
Operating voltage range		*3				
Temperature range		–40 °C to 105 °C				
Package	QFP100, L	QFP100	PGA-256			
Emulator-specify power supply*2			None			
UART0	Full duplex double buffer Support asynchronous/synchro		00 bps (asynchronous)			
UART1 (SCI)	Full duplex double buffer Asynchronous (start-stop synchronized) and CLK-synchronous communication Baud rate: 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous) 62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz					
Serial I/O	Transfer can be started from MSB or LSB Supports internal clock synchronized transfer and external clock synchronized transfer Supports positive-edge and nagative-edge clock synchronization Baud rate: 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz					
A/D Converter	10-bit or 8-bit resolution 8 input channels Conversion time : 26.3 μs (per o	one channel)				


Features	MB90F543G (S) /F548G (S) MB90F549G (S) /F546G (S) MB90F548GL(S)	MB90543G (S) MB90547G (S) MB90548G (S) MB90549G (S)	MB90V540G			
16-bit Reload Timer (2 channels)	Operation clock frequency : f Supports External Event Cou Signals an interrupt when ov		System clock frequency)			
16-bit Free-run Timer		a match with Output Compare <sup>2</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>8</sup> (fsy				
16-bit Output Compare (4 channels)	Four 16-bit compare register	match with 16-bit Free-run Tir s an be used to generate an o				
16-bit Input Capture (8 channels)	Rising edge, falling edge or r Four 16-bit Capture registers Signals an interrupt upon ext	;				
8/16-bit Programmable Pulse Generator (4 channels)	prescaler plus 8-bit reload co 4 output pins Operation clock freq. : fsys, f	or L pulse width or H pulse width s can be configured as one 16	•			
CAN Interface MB90540G series : 2 channels MB90545G series : 1 channel	Conforms to CAN Specificati Automatic re-transmission in Automatic transmission responsible Prioritized 16 massage buffer Flexible configuration of acce Full bit compare/Full bit mass Supports up to 1 Mbps	case of error onding to Remote Frame rs for data and ID's supports eptance filtering :	multipe massages			
32 kHz Sub-clock	Sub-clock for low power ope	ration				
External Interrupt (8 channels)	Can be programmed edge se	ensitive or level sensitive				
External bus interface	External access using the se (external bus mode.)	lectable 8-bit or 16-bit bus is	enabled			
I/O Ports	Virtually all external pins can be used as general purpose I/O All push-pull outputs and schmitt trigger inputs Bit-wise programmable as input/output or peripheral signal Sub-clock for 32 kHz Sub clock low power operation					
Flash Memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Erase-Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block Block protection by externally programmed voltage					

- \*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.
- \*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.
- \*3: OPERATING VOLTAGE RANGE

Products	Operation guarantee range
MB90F543G(S)/F546G(S)/F548G(S)/ MB90549G(S)/F549G(S)/V540/V540G	4.5 V to 5.5 V
MB90F548GL(S)/543G(S)/547G(S)/548G(S)	3.5 V to 5.5 V

### **■ PIN ASSIGNMENT**





### **■ PIN DESCRIPTION**

Pin	No.	<b>D</b> '	0::	<b>-</b>	
LQFP*2	QFP*1	Pin name	Circuit type	Function	
80 81	82 83	X0 X1	A (Oscillation)	High speed crystal oscillator input pins	
78	80	X0A	А	Low speed crystal oscillator input pins. For the one clock system parts, perfom external pull-down processing.	
77	79	X1A	(Oscillation)	Low speed crystal oscillator input pins. For the one clock system parts, leave it open.	
75	77	RST	В	External reset request input pin	
50	52	HST	С	Hardware standby input pin	
83 to 90	85 to 92	P00 to P07	ı	General I/O port with programmable pullup. This function is enabled in the single-chip mode.	
83 10 90	03 10 92	AD00 to AD07	I	I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.	
91 to 98	93 to 100	P10 to P17	ı	General I/O port with programmable pullup. This function is enabled in the single-chip mode.	
91 10 98	93 10 100	AD08 to AD15	<b>1</b>	I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.	
		P20 to P27	I	General I/O port with programmable pullup. In external bus mode, this function is valid when the corresponding bits in the external address output control resister (HACR) are set to "1".	
99 to 6	1 to 8	A16 to A23		8-bit I/O pins for A16 to A23 at the external address/data bus. In external bus mode, this function is valid when the corresponding bits in the external address output control resister (HACR) are set to "0".	
7	9	P30	ı	General I/O port with programmable pullup. This function is enabled in the single-chip mode.	
,	9	ALE	<b>1</b>	Address latch enable output pin. This function is enabled when the external bus is enabled.	
8	10	P31	1	General I/O port with programmable pullup. This function is enabled in the single-chip mode.	
0	10	RD	1	Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.	
		P32		General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the WR/WRL pin output is disabled.	
10	12	WRL	I	Write strobe output pin for the data bus. This function is en-	
		WR			abled when both the external bus and the WR/WRL pin output are enabled. WRL is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. WR is write-strobe output pin for the 8 bits of the data bus in 8-bit access.

P33 P33 P33 P33 P33 P33 P33 P33 P34 P34	Pin	No.	Pin name	Circuit	Function		
enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.  WRH  Wite strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled when both the external bus and the hold function is enabled when both the external bus and the hold function is enabled when both the external bus and the hold function is enabled when both the external bus and the hold function is enabled when both the external bus and the hold function is enabled.  Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.  General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.  CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.  General I/O port. This function is enabled when UARTO disables the serial data output.  Serial data output pin for UARTO. This function is enabled when UARTO disables serial clock output.  Serial data output pin for UARTO. This function is enabled when UARTO enables the serial clock output.  Serial data input pin for UARTO. Set the corresponding Port Direction Register to input if this function is used.  General I/O port. This function is always enabled.	LQFP*2	QFP*1	Pin name	type	Function		
This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.  P34   General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.  HRQ   Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.  General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is enabled in the single-chip mode or when the hold function is enabled in the external bus and the hold functions are enabled.  Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.  General I/O port with programmable pullup. This function is enabled in the external bus and the hold functions are enabled.  RBDY   General I/O port with programmable pullup. This function is enabled in the external bus and the external ready functions are enabled.  RBDY   Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.  General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.  CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.  General I/O port. This function is enabled when DARTO disables the serial data output.  General I/O port. This function is enabled when UARTO disables serial clock output.  Serial data output pin for UARTO. This function is enabled when UARTO enables the serial clock output.  General I/O port. This function is always enabled.			P33		enabled in the single-chip mode, external bus 8-bit mode or		
12 14	11	13	WRH	ı	This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the		
external bus and the hold functions are enabled.    P35	12	14	P34	I	enabled in the single-chip mode or when the hold function is		
P35			HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.		
both the external bus and the hold functions are enabled.    Page	13	15	P35	I	enabled in the single-chip mode or when the hold function is		
14 16 P36 P36 P36 P36 P36 P36 P36 P36 P36 P3			HAK				
external bus and the external ready functions are enabled.    P37	14	16	P36	I	enabled in the single-chip mode or when the external ready		
P37			RDY				
external bus and CLK outputs are enabled.  P40  General I/O port. This function is enabled when UARTO disables the serial data output.  Serial data output pin for UARTO. This function is enabled when UARTO enables the serial data output.  General I/O port. This function is enabled when UARTO disables serial clock output.  General I/O port. This function is enabled when UARTO disables serial clock output.  Serial clock I/O pin for UARTO. This function is enabled when UARTO enables the serial clock output.  General I/O port. This function is always enabled.  General I/O port. This function is always enabled.  Serial data input pin for UARTO. Set the corresponding Port Direction Register to input if this function is used.  General I/O port. This function is always enabled.  General I/O port. This function is always enabled.	15	17	P37	Н	enabled in the single-chip mode or when the CLK output is dis-		
disables the serial data output.  Serial data output pin for UARTO. This function is enabled when UARTO enables the serial data output.  P41  General I/O port. This function is enabled when UARTO disables serial clock output.  Serial clock I/O pin for UARTO. This function is enabled when UARTO enables the serial clock output.  Serial clock I/O pin for UARTO. This function is enabled when UARTO enables the serial clock output.  General I/O port. This function is always enabled.  Serial data input pin for UARTO. Set the corresponding Port Direction Register to input if this function is used.  General I/O port. This function is always enabled.  Serial data input pin for UARTO. Set the corresponding Port Direction Register to input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO.			CLK				
SOTO  Serial data output pin for UARTO. This function is enabled when UARTO enables the serial data output.  P41  G G SCKO  P42  G G SINO  G G G Serial data output pin for UARTO. This function is enabled when UARTO disables serial clock output.  Serial clock I/O pin for UARTO. This function is enabled when UARTO enables the serial clock output.  General I/O port. This function is always enabled.  Serial data input pin for UARTO. Set the corresponding Port Direction Register to input if this function is used.  General I/O port. This function is always enabled.  Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port Serial data input pin for UARTO. Set the corresponding Port	16	10	P40	G			
17	10	10	SOT0	ď			
SCK0  Serial clock I/O pin for UART0. This function is enabled wher UART0 enables the serial clock output.  P42  General I/O port. This function is always enabled.  Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.  P43  General I/O port. This function is always enabled.  General I/O port. This function is always enabled.  Serial data input pin for UART1. Set the corresponding Port.	17	10	P41	G			
SINO  G Serial data input pin for UARTO. Set the corresponding Port Direction Register to input if this function is used.  P43  General I/O port. This function is always enabled.  Serial data input pin for UART1. Set the corresponding Port.		19	SCK0	d	Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.		
SINO  Direction Register to input if this function is used.  P43  General I/O port. This function is always enabled.  Serial data input pin for LIABT1. Set the corresponding Port.			P42		General I/O port. This function is always enabled.		
19 21 G Serial data input pin for LIART1. Set the corresponding Port	18	20	SIN0	G			
19 21 G Serial data input pin for UART1. Set the corresponding Port			P43		General I/O port. This function is always enabled.		
Direction Register to input if this function is used.	19	21	SIN1	G	Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.		

(Continued)

10

Pin No.			Circuit			
LQFP*2	QFP*1	Pin name	type	Function		
20	22	P44		General I/O port. This function is enabled when UART1 disables the clock output.		
20	22	SCK1	G	Serial clock pulse I/O pin for UART1. This function is enabled when UART1 enables the serial clock output.		
22	24	P45	G	General I/O port. This function is enabled when UART1 disables the serial data output.		
	24	SOT1	G	Serial data output pin for UART1. This function is enabled when UART1 enables the serial data output.		
		P46		General I/O port. This function is enabled when the Extended I/O serial interface disables the serial data output.		
23	25	SOT2	G	Serial data output pin for the Extended I/O serial interface. This function is enabled when the Extended I/O serial interface enables the serial data output.		
		P47		General I/O port. This function is enabled when the Extended I/O serial interface disables the clock output.		
24	26	SCK2	G	Serial clock pulse I/O pin for the Extended I/O serial interface . This function is enabled when the Extended I/O serial interface enables the Serial clock output.		
		P50	D	General I/O port. This function is always enabled.		
26	28	28 SIN2		Serial data input pin for the Extended I/O serial interface . Set the corresponding Port Direction Register to input if this function is used.		
		P51 to P54		General I/O port. This function is always enabled.		
27 to 30	29 to 32	INT4 to INT7	D	External interrupt request input pins for INT4 to INT7. Set the corresponding Port Direction Register to input if this function is used.		
		P55		General I/O port. This function is always enabled.		
31	33	ADTG	D	Trigger input pin for the A/D converter. Set the corresponding Port Direction Register to input if this function is used.		
36 to 39	38 to 41	P60 to P63	E	General I/O port. This function is enabled when the analog input enable register specifies a port.		
30 10 09	30 10 41	AN0 to AN3	_	Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.		
41 to 44	43 to 46	P64 to P67	E	General I/O port. The function is enabled when the analog input enable register specifies a port.		
711044	43 IO 46	AN4 to AN7	<u> </u>	Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.		
		P56		General I/O port. This function is always enabled.		
45	47	47	47	TINO	D	Event input pin for the 16-bit reload timers 0. Set the corresponding Port Direction Register to input if this function is used.


Pin No.		Pin name	Circuit	Function
LQFP*2	QFP*1	Pili liaille	type	Function
46	48	P57	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.
40	40	тото	Б	Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.
		P70 to P75		General I/O ports. This function is always enabled.
51 to 56	53 to 58	IN0 to IN5	D	Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this function is used.
		P76 , P77		General I/O ports. This function is enabled when the OCU disables the waveform output.
57 , 58	59 , 60	OUT2 , OUT3	D	Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.
		IN6 , IN7		Trigger input pins for input captures ICU6 and ICU7. Set the corresponding Port Direction Register to input and disable the OCU waveform output if this function is used.
59 to 62	61 to 64	P80 to P83	D	General I/O ports. This function is enabled when 8/16-bit PPG disables the waveform output.
39 10 02	01 10 04	PPG0 to PPG3	В	Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPG enables the waveform output.
		P84 , P85	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
63 , 64	65 , 66	OUT0 , OUT1		Waveform output pins for output compares OCU0 and OCU1. This function is enabled when the OCU enables the waveform output.
		P86		General I/O port. This function is always enabled.
65	67	TIN1	D	Input pin for the 16-bit reload timers 1. Set the corresponding Port Direction Register to input if this function is used.
66	68	P87	D	General I/O port. This function is enabled when the 16-bit reload timers 1 disables the output.
00	00	TOT1	D	Output pin for the 16-bit reload timers 1. This function is enabled when the 16-bit reload timers 1 enables the output.
		P90 to P93		General I/O port. This function is always enabled.
67 to 70 69 to 72		INT0 to INT3	D	External interrupt request input pins for INT0 to INT3. Set the corresponding Port Direction Register to input if this function is used.
71	72	P94	D	General I/O port. This function is enabled when CAN0 disables the output.
/ 1	73	TX0	J .	TX output pin for CAN0. This function is enabled when CAN0 enables the output.


### (Continued)


(Continued) Pin No.		Circui					
LQFP*2	QFP*1	Pin name	Circuit type	Function			
	P95			General I/O port. This function is always enabled.			
72	74	RX0	D	RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.			
73	75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.			
75	75	TX1	D	TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series) .			
		P97		General I/O port. This function is always enabled.			
74	76	RX1	D	RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series) .			
76	78	PA0	D	General I/O port. This function is always enabled.			
32	34	AVcc	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVcc is applied to Vcc.			
35	37	AVss	Power supply	Power supply pin for the A/D Converter.			
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.			
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.			
47, 48	49, 50	MD0, MD1	С	Input pins for specifying the operating mode. The pins must be directly connected to $V_{\text{CC}}$ or $V_{\text{SS}}$ .			
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to $V_{\text{CC}}$ or $V_{\text{SS}}$ .			
25	27	С		Power supply stabilization capacitor pin. It should be connected externally to an 0.1 $\mu\text{F}$ ceramic capacitor.			
21, 82	23, 84	Vcc	Power supply	Input pin for power supply (5.0 V) .			
9, 40, 79	11, 42, 81	Vss	Power supply	Input pin for power supply (0.0 V).			

\*1 : FPT-100P-M06 \*2 : FPT-100P-M20

### **■ I/O CIRCUIT TYPE**







#### **■ HANDLING DEVICES**

#### (1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage (AVcc, AVRH) to exceed the digital power-supply voltage.

### (2) Handling unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than  $2 \text{ k}\Omega$ .

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

#### (3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected.

Below is a diagram of how to use external clock.



### (4) Use of the sub-clock


Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.

#### (5) Power supply pins (Vcc/Vss)

In products with multiple  $V_{\text{CC}}$  or  $V_{\text{SS}}$  pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pins near the device.



### (6) Pull-up/down resistors

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 - Port3: pull-up resistors). Use external components where needed.

### (7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

#### (8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### (9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

### (10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

### (11) Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \, \mu s$  or more (0.2 V to 2.7 V) .


### (12) Indeterminate outputs from ports 0 and 1 (MB90V540G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follow.





#### (13) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

### (14) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


### (15) Using REALOS

The use of El<sup>2</sup>OS is not possible with the REALOS real time operating system.

#### (16) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

### **■ BLOCK DIAGRAM**



### **■ MEMORY MAP**

The memory space of the MB90540G/545G Series is shown below.

_	MB90V540G/ F546G (S)	_	MB90543G(S) F543G(S)		MB90548G(S) MB90F548GL(S) MB90F548G (S)		MB90549G (S) / F549G (S)		MB90547G (S)
FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)
FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)		
FDFFFFH FD0000H	ROM (FD bank)	1 2000011		1 2000011		FDFFFFH	ROM (FD bank)		External
FCFFFFH FC0000H	ROM (FC bank)		External		External	FCFFFFH FC0000H	ROM (FC bank)		
00FFFFH	External	00FFFFн		00FFFFн		00FFFFн	External	00FFFFн	5011
004000н	ROM (Image of FF bank)	004000н	ROM (Image of FF bank)	004000н	ROM (Image of FF bank)	004000н	ROM (Image of FF bank)	004000н	ROM (Image of FF bank)
003FFFн 003900н	Peripheral	003FFFн 003900н	Peripheral	003FFFн 003900н	Peripheral	003FFFн 003900н	Peripheral	003FFFн 003900н	Peripheral
	External	002000н	External	002000н	External	002100н	External	002000н	External
0020FFн 001FF5н 001FF0н	ROM correction	0018FFн				0018FFн			
	RAM 8 K		RAM 6 K	0010FFн	RAM 4 K		RAM 6 K	0008FFн	RAM 2 K
000100н	External	000100н	External	000100н	Evtornal	000100н	External	000100н	
0000BFн 000000н	External Peripheral	0000BFн 000000н	External Peripheral	0000BFн 000000н	External Peripheral	0000BFн 000000н	External Peripheral	0000BFн 000000н	External Peripheral

Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access  $00C000_H$  accesses the value at FFC000H in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between FF4000H and FFFFFFH is visible in bank 00, while the image between FF0000H and FF3FFFH is visible only in bank FF.

### ■ I/O MAP

Address	Register	Abbreviation	Access	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	Хв
0Вн to 0Fн		Reserved	d		
10н	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
11н	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12н	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13н	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14н	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
15н	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16н	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 <sub>B</sub>
18н	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19н	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0в
1Ан	Port A direction register	DDRA	R/W	Port A	Ов
1Вн	Analog Input Enable register	ADER	R/W	Port 6, A/D	11111111
1Сн	Port 0 Pullup control register	PUCR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
1Dн	Port 1 Pullup control register	PUCR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
1Ен	Port 2 Pullup control register	PUCR2	R/W	Port 2	0 0 0 0 0 0 0 0в
1F <sub>H</sub>	Port 3 Pullup control register	PUCR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
20н	Serial Mode Control Register 0	UMC0	R/W		00000100в
21н	Serial Status Register 0	USR0	R/W	]	0 0 0 1 0 0 0 0в
22н	Serial input data register 0/ Serial output data register 0	UIDR0/ UODR0	R/W	UART0	XXXXXXX
23н	Rate and data register 0	URD0	R/W		0 0 0 0 0 0 0X <sub>B</sub>

Address	Register	Abbreviation	Access	Resource name	Initial value
24н	Serial mode register 1	SMR1	R/W		0 0 0 0 0 0 0 0 0в
25н	Serial control register 1	SCR1	R/W		0 0 0 0 0 1 0 0в
26н	Serial input data register 1/ Serial output data register 1	SIDR1/ SODR1	R/W	UART1	XXXXXXXX
27н	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0в
28н	UART1 prescaler control register	CDCR	R/W		01 1 1 1в
29н	Serial Edge select register	SES1	R/W		Ов
2Ан		Prohibite	d		
2Вн	Serial I/O prescaler	SCDCR	R/W		01 1 1 1в
2Сн	Serial mode control register	SMCS	R/W		0 0 0 0в
2Dн	Serial mode control register	SMCS	R/W	Extended I/O Serial Interface	0000010в
2Ен	Serial data register	SDR	R/W		XXXXXXXX
2F <sub>H</sub>	Serial Edge select register	SES2	R/W		0в
30н	External interrupt enable register	ENIR	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
31н	External interrupt request register	EIRR	R/W	External Interrupt	XXXXXXXX
32н	External interrupt level register	ELVR	R/W	External interrupt	0 0 0 0 0 0 0 0 <sub>B</sub>
33н	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
34н	A/D control status register 0	ADCS0	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
35н	A/D control status register 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0 0 <sub>B</sub>
36н	A/D data register 0	ADCR0	R	A/D Conventer	XXXXXXXX
37н	A/D data register 1	ADCR1	R/W		0 0 0 0 1 _ XXв
38н	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable	0_0001в
39н	PPG1 operation mode control register	PPGC1	R/W	Pulse	$0\_000001_B$
3Ан	PPG0/1 clock selection register	PPG01	R/W	Generator 0/1	0 0 0 0 0 0в
3Вн		Prohibite	d		
3Сн	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable	0_0001в
3Dн	PPG3 operation mode control register	PPGC3	R/W	Pulse	0_00001в
3Ен	PPG2/3 Clock Selection Register	PPG23	R/W	Generator 2/3	0 0 0 0 0 0B
3Fн		Prohibite	d		
40н	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable	0_0001в
41н	PPG5 operation mode control register	PPGC5	R/W	Pulse	0_00001в
42н	PPG4/5 clock selection register	PPG45	R/W	Generator 4/5	000000в
43н		Prohibite	d		
44н	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable	0_0001в
45н	PPG7 operation mode control register	PPGC7	R/W	Pulse	0_00001в
46н	PPG6/7 clock selection register	PPG67	R/W	Generator 6/7	000000B

Address	Register	Abbreviation	Access	Resource name	Initial value
47н to 4Вн					
4Сн	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0в
4Dн	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0в
4Ен	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0в
<b>4</b> Fн	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	0 0 0 0 0 0 0 0в
50н	Timer control status register 0	TMCSR0	R/W		0 0 0 0 0 0 0 0в
51н	Timer control status register 0	TMCSR0	R/W		0000в
52н	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXXB
53н	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXX
54н	Timer control status register 1	TMCSR1	R/W		0 0 0 0 0 0 0 0в
55н	Timer control status register 1	TMCSR1	R/W		0000в
56н	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXX
57н	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXXX
58н	Output compare control status register 0	OCS0	R/W	Output Compare	0 0 0 0 0 Ов
59н	Output compare control status register 1	OCS1	R/W	0/1	00000
5Ан	Output compare control status register 2	OCS2	R/W	Output Compare	0 0 0 0 0 Ов
5Вн	Output compare control status register 3	OCS3	R/W	2/3	00000в
5Cн to 6Вн		Prohibited	b		
6Сн	Timer Data register	TCDT	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
6Dн	Timer Data register	TCDT	R/W	I/O Timer	0 0 0 0 0 0 0 0 <sub>B</sub>
6Ен	Timer Control register	TCCS	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
6Fн	ROM mirror function selection register	ROMM	R/W	ROM Mirror	1в
70н to 7Fн	Res	served for CAN (	) Interface	).	
80н to 8Fн	Res	served for CAN	1 Interface	).	
90н to 9Dн		Prohibited	d		
9Ен	Program address detection control status register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 0в
9Fн	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	0в
А0н	Low-power mode control register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0в
А1н	Clock selection register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 Ов

Address	Register	Abbreviation	Access	Resource name	Initial value
<b>А2</b> н to <b>А4</b> н		Prohibite	d		
<b>А</b> 5н	Automatic ready function select register	ARSR	W		0 0 1 1 0 Ов
<b>А6</b> н	External address output control register	HACR	W	External Memory Access	0 0 0 0 0 0 0 0 В
<b>А7</b> н	Bus control signal selection register	ECSR	W	7100000	000000_в
А8н	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
<b>А9</b> н	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 0 0 1 0 Ов
ААн	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0 <sub>B</sub>
ABн to ADн		Prohibite	d		
АЕн	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
<b>А</b> Fн		Prohibite	d		
В0н	Interrupt control register 00	ICR00	R/W		00000111в
В1н	Interrupt control register 01	ICR01	R/W		00000111в
В2н	Interrupt control register 02	ICR02	R/W		00000111в
ВЗн	Interrupt control register 03	ICR03	R/W		00000111в
В4н	Interrupt control register 04	ICR04	R/W		00000111в
В5н	Interrupt control register 05	ICR05	R/W		00000111в
В6н	Interrupt control register 06	ICR06	R/W		00000111в
В7н	Interrupt control register 07	ICR07	R/W	Interrupt	00000111в
В8н	Interrupt control register 08	ICR08	R/W	controller	00000111в
В9н	Interrupt control register 09	ICR09	R/W		00000111в
ВАн	Interrupt control register 10	ICR10	R/W		00000111в
ВВн	Interrupt control register 11	ICR11	R/W		00000111в
ВСн	Interrupt control register 12	ICR12	R/W		00000111в
ВОн	Interrupt control register 13	ICR13	R/W		00000111в
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
ВГн	Interrupt control register 15	ICR15	R/W		00000111в
C0н to FFн		Externa			

Address	Register	Abbreviation	Access	Resource name	Initial value
1FF0⊦	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF1н	Program address detection register 0	PADR0	R/W		XXXXXXXXB
1FF2н	Program address detection register 0	PADR0	R/W	Address Match	XXXXXXXX
1FF3н	Program address detection register 1	PADR1	R/W	Detection Function	XXXXXXXX
1FF4⊦	Program address detection register 1	PADR1	R/W		XXXXXXXX
1FF5н	Program address detection register 1	PADR1	R/W		XXXXXXXX

Address	Register	Abbreviation	Access	Resource name	Initial value
3900н	Reload L	PRLL0	R/W		XXXXXXXXB
3901н	Reload H	PRLH0	R/W	16-bit Programmable Pulse	XXXXXXXX
3902н	Reload L	PRLL1	R/W	Generator 0/1	XXXXXXXX
3903н	Reload H	PRLH1	R/W		XXXXXXXX
3904н	Reload L	PRLL2	R/W		XXXXXXXX
3905н	Reload H	PRLH2	R/W	16-bit Programmable Pulse	XXXXXXXX
3906н	Reload L	PRLL3	R/W	Generator 2/3	XXXXXXXX
3907н	Reload H	PRLH3	R/W		XXXXXXXX
3908н	Reload L	PRLL4	R/W		XXXXXXXX
3909н	Reload H	PRLH4	R/W	16-bit Programmable Pulse	XXXXXXXX
390Ан	Reload L	PRLL5	R/W	Generator 4/5	XXXXXXXX
390Вн	Reload H	PRLH5	R/W		XXXXXXXX
390Сн	Reload L	PRLL6	R/W		XXXXXXXX
390Dн	Reload H	PRLH6	R/W	16-bit Programmable Pulse	XXXXXXXX
390Ен	Reload L	PRLL7	R/W	Generator 6/7	XXXXXXXX
390Гн	Reload H	PRLH7	R/W		XXXXXXXX
3910н to 3917н			Reserv	ved	
3918н	Input Capture Register 0	IPCP0	R		XXXXXXXXB
3919н	Input Capture Register 0	IPCP0	R	Input Conturo 0/1	XXXXXXXX
391Ан	Input Capture Register 1	IPCP1	R	Input Capture 0/1	XXXXXXXX
391Вн	Input Capture Register 1	IPCP1	R		XXXXXXXX
391Сн	Input Capture Register 2	IPCP2	R		XXXXXXXX
391 Dн	Input Capture Register 2	IPCP2	R	Input Conturo 2/2	XXXXXXXX
391Ен	Input Capture Register 3	IPCP3	R	Input Capture 2/3	XXXXXXXX
391Гн	Input Capture Register 3	IPCP3	R		XXXXXXXXB
3920н	Input Capture Register 4	IPCP4	R		XXXXXXXX
3921н	Input Capture Register 4	IPCP4	R	Innut Conturo 4/F	XXXXXXXXB
3922н	Input Capture Register 5	IPCP5	R	Input Capture 4/5	XXXXXXXXB
3923н	Input Capture Register 5	IPCP5	R		XXXXXXXX
3924н	Input Capture Register 6	IPCP6	R		XXXXXXXX
3925н	Input Capture Register 6	IPCP6	R	Input Contura 6/7	XXXXXXXXB
3926н	Input Capture Register 7	IPCP7	R	Input Capture 6/7	XXXXXXXX
3927н	Input Capture Register 7	IPCP7	R		XXXXXXXXB

### (Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value		
3928н	Output Compare Register 0	OCCP0	R/W		XXXXXXXXB		
3929н	Output Compare Register 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXXB		
392Ан	Output Compare Register 1	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB		
392Вн	Output Compare Register 1	OCCP1	R/W		XXXXXXXXB		
392Сн	Output Compare Register 2	OCCP2	R/W		XXXXXXXXB		
392Dн	Output Compare Register 2	OCCP2	R/W	Output Compare 0/2	XXXXXXXXB		
392Ен	Output Compare Register 3	OCCP3	R/W	Output Compare 2/3	XXXXXXXXB		
392Fн	Output Compare Register 3	OCCP3	R/W		XXXXXXXXB		
3930н to 39FFн	Reserved						
3A00н to 3AFFн		Reserved f	or CAN 0	Interface.			
3B00н to 3BFFн		Reserved f	or CAN 0	Interface.			
3C00н to 3CFFн	Reserved for CAN 1 Interface.						
3D00н to 3DFFн	Reserved for CAN 1 Interface.						
3E00н to 3FFFн	Reserved						

#### • Read/write notation

R/W : Reading and writing permitted

R : Read-only W : Write-only

### • Initial value notation

0 : Initial value is "0".1 : Initial value is "1".

X : Initial value is undefined.\_ : Initial value is unused.

Note: Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

#### **■ CAN CONTROLLER**

The MB90540G series contains two CAN controllers (CAN0 and CAN1), the MB90545G series contains only one (CAN0). The Evaluation Chip MB90V540G also has two CAN controllers.

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)

**List of Control Registers** 

Add	ress	Register	Abbreviation	Access	Initial Value	
CAN0	CAN1	negistei	Abbreviation	Access	illitiai value	
000070н	000080н	Message buffer valid register	BVALR	R/W	00000000 00000000	
000071н	000081н	iviessage buller valid register	DVALN	□/ VV	0000000 0000000B	
000072н	000082н	Transmit request register	TREQR	R/W	00000000 00000000	
000073н	000083н	Transmit request register	THEQH	□/ VV	0000000 0000000B	
000074н	000084н	Transmit cancel register	TCANR	W	00000000 00000000	
000075н	000085н	Transmit cancer register	TOANH	VV		
000076н	000086н	Transmit complete register	TCR	R/W	0000000 00000000	
000077н	000087н	Transmit complete register	1011	1 1/ V V	ОССООСОО ОССООСОВ	
000078н	000088н	Receive complete register	RCR	R/W	00000000 00000000	
000079н	000089н	neceive complete register	non	□/ VV	000000000000000000000000000000000000000	
00007Ан	00008Ан	Remote request receiving register	RRTRR	R/W	0000000 00000000	
00007Вн	00008Вн	nemote request receiving register	nninn	□/ VV	00000000 00000000В	
00007Сн	00008Сн	Receive overrun register	ROVRR	R/W	00000000 00000000	
00007Dн	00008Dн	Treceive overruit legister	HOVAN	1 1/ VV	0000000 0000000B	
00007Ен	00008Ен	Receive interrupt enable register	RIER	R/W	00000000 00000000	
00007Fн	00008Fн	Treceive interrupt enable register	111611	I 1/ V V	0000000 0000000	

Add	Iress	Pagistor	Abbreviation	Access	Initial Value	
CAN0	CAN1	Register	Appreviation	Access	Initial Value	
003В00н	003D00н	Control status register	CSR	R/W, R	00000 00-1в	
003В01н	003D01н	Control status register	Con	n/vv, n	00000 00-1B	
003В02н	003D02н	Last event indicator register	LEIR	R/W	000-0000в	
003В03н	003D03н	Last event indicator register	LLIII	I 1/ V V	000-0000В	
003В04н	003D04н	Receive/transmit error counter	RTEC	R	00000000 00000000В	
003В05н	003D05н	register	IIILO	11	0000000 0000000B	
003В06н	003D06н	Bit timing register	BTR	R/W	-1111111 1111111 <sub>В</sub>	
003В07н	003D07н	Dit tillling register	DIII	I 1/ V V	-1111111 111111111111111111111111111111	
003В08н	003D08н	IDE register	IDER	R/W	XXXXXXXX XXXXXXXXB	
003В09н	003D09н	TIDE register	IDER	□/ VV		
003В0Ан	003D0Ан	Transmit RTR register	TRTRR	R/W	00000000 00000000	
003В0Вн	003D0Вн	Transmit Hill register	11111111	1 1/ V V	3000000000000	
003В0Сн	003D0Сн	Remote frame receive waiting	RFWTR	R/W	XXXXXXXX XXXXXXXX	
003В0Dн	003D0Dн	register		1 1/ V V	70000000000000000000000000000000000000	
003В0Ен	003D0Ен	Transmit request enable regis-	TIER	R/W	0000000 00000000	
003В0Гн	003D0Fн	ter	THE C	1 1/ V V	3000000000000	
003В10н	003D10н			R/W	XXXXXXXX XXXXXXXX	
003В11н	003D11н	Acceptance mask select regis-	AMSR			
003В12н	003D12н	ter	AMOIT	11/ / /	XXXXXXXX XXXXXXXX	
003В13н	003D13н					
003В14н	003D14н				XXXXXXXX XXXXXXXX	
003В15н	003D15н	Acceptance mask register 0	AMR0	R/W		
003В16н	003D16н	Acceptance mask register 0	AIVII 10	1 1/ V V	XXXXX XXXXXXXXB	
003В17н	003D17н				VVVVV VVVVVVVR	
003В18н	003D18н				XXXXXXXX XXXXXXXX	
003В19н	003D19н	Acceptance mask register 1	AMR1	R/W		
003В1Ан	003D1Ан	Acceptance mask register 1	AWH1		XXXXX XXXXXXXXB	
003В1Вн	003D1Вн				VVVVV VVVVVVVR	

**List of Message Buffers (ID Registers)** 

Add	lress	List of Message Bur	<u> </u>	,	La Wal Walion
CAN0	CAN1	- Register	Abbreviation	Access	Initial Value
003A00н to 003A1Fн	003С00н to 003С1Fн	General-purpose RAM	_	R/W	XXXXXXXB to XXXXXXXXB
003А20н	003С20н				XXXXXXXX XXXXXXXX
003А21н	003С21н	ID register 0	IDR0	R/W	AAAAAAA AAAAAAAB
003А22н	003С22н	ID register 0	IDAU	H/VV	XXXXX XXXXXXXX
003А23н	003С23н				<b>*************************************</b>
003А24н	003С24н				VVVVVVV VVVVVVV-
003А25н	003С25н	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXXB
003А26н	003С26н	ID register 1	IDNI	□/ <b>VV</b>	VVVVV VVVVVVV
003А27н	003С27н				XXXXX XXXXXXXXB
003А28н	003С28н			R/W	XXXXXXXX XXXXXXXX
003А29н	003С29н	ID was alata w O	IDR2 F		<b>VVVVVVV VVVVVV</b>
003А2Ан	003С2Ан	ID register 2		H/VV	XXXXX XXXXXXXXB
003А2Вн	003С2Вн				<b>*************************************</b>
003А2Сн	003С2Сн				XXXXXXXX XXXXXXXX
003А2Dн	003С2Dн	ID register 3	IDR3	R/W	<b>**************</b>
003А2Ен	003С2Ен	Tib register 3	IDNS		XXXXX XXXXXXXXB
003А2Гн	003С2Гн				VVVV VVVVVVR
003А30н	003С30н				XXXXXXX XXXXXXXX
003А31н	003С31н	ID register 4	IDR4	R/W	AAAAAAA AAAAAAAA
003А32н	003С32н	TD register 4	10114	1 1/ V V	XXXXX XXXXXXXX
003А33н	003С33н				XXXX XXXXXXXB
003А34н	003С34н				XXXXXXXX XXXXXXXX
003А35н	003С35н	ID register 5	IDR5	R/W	AAAAAAA AAAAAAAA
003А36н	003С36н	TD TOGISTO	וטוטו	1 1/ V V	XXXXX XXXXXXXXB
003А37н	003С37н				
003А38н	003С38н				XXXXXXXX XXXXXXXX
003А39н	003С39н	ID register 6	IDBe	R/W	
003А3Ан	003С3Ан	ID register o	IDR6		XXXXX XXXXXXXXB
003А3Вн	003С3Вн				^^^^^

(Continued) Add	ress	<b>5</b> · ·			1 10 137 1
CAN0	CAN1	Register	Abbreviation	Access	Initial Value
003А3Сн	003С3Сн				VVVVVVV VVVVVVV
003А3Dн	003С3Дн	ID register 7	IDD7	R/W	XXXXXXXX XXXXXXXXB
003А3Ен	003С3Ен	ID register 7	IDR7	H/VV	XXXXX XXXXXXXX
003А3Гн	003С3Гн				<b>VVVV VVVVVV</b>
003А40н	003С40н				XXXXXXX XXXXXXXX
003А41н	003С41н	ID register 8	IDR8	R/W	XXXXXXX XXXXXXX
003А42н	003С42н	TD register o	IDITO	1 1/ V V	XXXXX XXXXXXXX
003А43н	003С43н				XXXX XXXXXXXB
003А44н	003С44н				XXXXXXXX XXXXXXXX
003А45н	003С45н	ID register 9	IDR9	R/W	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
003А46н	003С46н	TD TOGISTOL 9	פוטו	11/ V V	XXXXX XXXXXXXX
003А47н	003С47н				XXXXX XXXXXXXXX
003А48н	003С48н				XXXXXXXX XXXXXXXX
003А49н	003С49н	ID register 10	IDR10	R/W	7000000 70000000
003А4Ан	003С4Ан	To register 10	151110		XXXXX XXXXXXXX
003А4Вн	003С4Вн				70000 70000000
003А4Сн	003С4Сн			R/W -	XXXXXXXX XXXXXXXX
003А4Dн	003С4Dн	ID register 11	IDR11		
003А4Ен	003С4Ен				XXXXX XXXXXXXX
003А4Гн	003С4Гн				
003А50н	003С50н				XXXXXXXX XXXXXXXX
003А51н	003С51н	ID register 12	IDR12	R/W	
003А52н	003С52н		.52		XXXXX XXXXXXXX
003А53н	003С53н				
003А54н	003С54н				XXXXXXXX XXXXXXXX
003А55н	003С55н	ID register 13	IDR13	R/W	
003A56н	003С56н	_			XXXXX XXXXXXXX
003A57н	003С57н				
003A58н	003С58н				XXXXXXXX XXXXXXXX
003A59н	003С59н	ID register 14	IDR14	R/W	
003A5AH	003С5Ан				XXXXX XXXXXXXX
003A5BH	003С5Вн				
003A5Сн	003С5Сн				XXXXXXXX XXXXXXXX
003A5Dн	003С5Dн	ID register 15	IDR15	R/W	
003A5Eн	003С5Ен				XXXXX XXXXXXXX
003А5Гн	003С5Гн				

**List of Message Buffers (DLC Registers and Data Registers)** 

Address		Desired and Paris Law Page 19			,	
CAN0	CAN1	- Register	Abbreviation	Access	Initial Value	
003А60н	003С60н	DI C register 0	DI CDO	DAM	VVV-	
003А61н	003С61н	- DLC register 0	DLCR0	R/W	XXXX <sub>B</sub>	
003А62н	003С62н	DLC register 1	DLCR1	R/W	XXXX <sub>B</sub>	
003А63н	003С63н	- DLC register 1	DLONI	□/ VV	<b>VVV</b> B	
003А64н	003С64н	DLC register 2	DLCR2	R/W	XXXX <sub>B</sub>	
003А65н	003С65н	DLO register 2	DLONZ	□/ <b>V V</b>	<b>XXXX</b> B	
003А66н	003С66н	DLC register 2	DLCR3	R/W	XXXX <sub>B</sub>	
003А67н	003С67н	- DLC register 3	DLCR3	□/ VV	<b>VVV</b> B	
003А68н	003С68н	DI C register 4	DI CD4	DAM	VVV-	
003А69н	003С69н	- DLC register 4	DLCR4	R/W	XXXX <sub>B</sub>	
003А6Ан	003С6Ан	DI O na nista a 5	DI ODE	D/M	WWW	
003А6Вн	003С6Вн	- DLC register 5	DLCR5	R/W	XXXX <sub>B</sub>	
003А6Сн	003С6Сн	DI C vanistav C	DI CDC	D/M	VVVV	
003А6Dн	003С6Дн	- DLC register 6	DLCR6	R/W	XXXX <sub>B</sub>	
003А6Ен	003С6Ен	DI C vanista 7	DI CD7	DAA	VVVV	
003А6Гн	003С6Fн	- DLC register 7	DLCR7	R/W	XXXX <sub>B</sub>	
003А70н	003С70н	DI C vanista v O	DI CDO	D/M	VVVV	
003А71н	003С71н	- DLC register 8	DLCR8 R/W		XXXX	
003А72н	003С72н	DI C register 0	DI CDO	DAM	VVV-	
003А73н	003С73н	- DLC register 9	DLCR9	R/W	XXXX <sub>B</sub>	
003А74н	003С74н	DLC register 10	DLCR10	R/W	XXXX <sub>B</sub>	
003А75н	003С75н	- DLC register 10	DLCRIU	H/VV	<b>AAAA</b> B	
003А76н	003С76н	DLC register 11	DI CD11	DAM	VVV-	
003А77н	003С77н	- DLC register 11	DLCR11	R/W	XXXX <sub>B</sub>	
003А78н	003С78н	DLC register 12	DI CB10	D 444	XXXX <sub>B</sub>	
003А79н	003С79н	- DLC register 12	DLCR12	R/W	<b>AAAA</b> B	
003А7Ан	003С7Ан	DLC register 13	DLCR13	R/W	XXXX <sub>B</sub>	
003А7Вн	003С7Вн	DEC LEGISTEL 19	DLONIS	F1/ <b>VV</b>	<b>^</b> ^A	
003А7Сн	003С7Сн	DLC register 14	DI CD14	R/W	XXXX <sub>B</sub>	
003А7Дн	003С7Дн	- DLC register 14	DLCR14	□/ <b>VV</b>	<b>^</b> ^ <b>^</b> B	
003А7Ен	003С7Ен	DLC register 15	DI CD15	DAA	VVV-	
003А7Гн	003С7Fн	- DLC register 15	DLCR15 R/W		XXXX <sub>B</sub>	
003A80н to 003A87н	003С80н to 003С87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB	

(Continued)							
Add	ress	Register	Abbreviation	Access	Initial Value		
CAN0	CAN1	riegister	Abbieviation	AUUUUU	milai vaide		
003А88н	003С88н				XXXXXXXB		
to	to	Data register 1 (8 bytes)	DTR1	R/W	to		
003А8Ғн	003С8Ғн				XXXXXXXB		
003А90н	003С90н				XXXXXXXB		
to	to	Data register 2 (8 bytes)	DTR2	R/W	to		
003А97н	003С97н				XXXXXXXB		
003А98н	003С98н				XXXXXXX		
to	to	Data register 3 (8 bytes)	DTR3	R/W	to		
003А9Гн	003С9Гн				XXXXXXXB		
003АА0н	003СА0н				XXXXXXX		
to	to	Data register 4 (8 bytes)	DTR4	R/W	to		
003АА7н	003СА7н				XXXXXXXB		
003АА8н	003СА8н				XXXXXXXB		
to	to	Data register 5 (8 bytes)	DTR5	R/W	to		
003ААГн	003САҒн				XXXXXXXB		
003АВ0н	003СВ0н				XXXXXXXB		
to	to	Data register 6 (8 bytes)	DTR6	R/W	to		
003АВ7н	003СВ7н				XXXXXXX		
003АВ8н	003CB8н		575-	D 444	XXXXXXXB		
to	to	Data register 7 (8 bytes)	DTR7	R/W	to		
003ABFн	003CBFн				XXXXXXXXB		
003АС0н	003СС0н	Data wa sista w 0 (0 ku taa)	DTDO	D/M	XXXXXXXB		
to 003AС7н	to 003СС7н	Data register 8 (8 bytes)	DTR8	R/W	to XXXXXXXB		
003AC8н to	003СС8н to	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to		
003ACFн	003ССFн	Data register 9 (6 bytes)	DINS	I T / V V	XXXXXXXX <sub>B</sub>		
003AD0н	003CD0н				XXXXXXXXB		
to	to	Data register 10 (8 bytes)	DTR10	DTR10	DTD10	R/W	to
003AD7н	003CD7н	Bata register to (6 bytes)	Biiiio	11/ **	XXXXXXXX <sub>B</sub>		
003АD8н	003CD8н				XXXXXXXXB		
to	to	Data register 11 (8 bytes)	DTR11	R/W	to		
003ADFн	003CDFн		3		XXXXXXX		
003АЕ0н	003СЕ0н				XXXXXXXXB		
to	to	Data register 12 (8 bytes)	DTR12	R/W	to		
003АЕ7н	003СЕ7н				XXXXXXXB		
003АЕ8н	003СЕ8н				XXXXXXX		
to	to	Data register 13 (8 bytes)	DTR13	R/W	to		
003АЕГн	003СЕГн				XXXXXXXXB		
003АF0н	003СF0н				XXXXXXX		
to	to	Data register 14 (8 bytes)	DTR14	R/W	to		
003АF7н	003СF7н				XXXXXXXXB		
003AF8н	003CF8н				XXXXXXX		
to	to	Data register 15 (8 bytes)	DTR15	R/W	to		
003AFFн	003CFFн				XXXXXXXB		

### **■ INTERRUPT MAP**

	El²OS	Interru	pt vector	Interrupt control register	
Interrupt cause	clear	Number	Address	Number	Address
Reset	N/A	#08	FFFFDCH	_	_
INT9 instruction	N/A	#09	FFFFD8 <sub>H</sub>	_	_
Exception	N/A	#10	FFFFD4 <sub>H</sub>	_	_
CAN 0 RX	N/A	#11	FFFFD0 <sub>H</sub>	ICR00	0000В0н
CAN 0 TX/NS	N/A	#12	FFFFCCH	ICHUU	ООООВОН
CAN 1 RX	N/A	#13	FFFFC8 <sub>H</sub>	ICR01	0000В1н
CAN 1 TX/NS	N/A	#14	FFFFC4 <sub>H</sub>	ICHUI	OOOOD IH
External Interrupt INT0/INT1	*1	#15	FFFFC0 <sub>H</sub>	ICR02	0000В2н
Time Base Timer	N/A	#16	FFFFBCH	ICHUZ	0000BZH
16-bit Reload Timer 0	*1	#17	FFFFB8 <sub>H</sub>	ICR03	0000ВЗн
8/10-bit A/D Converter	*1	#18	FFFFB4 <sub>H</sub>	ICHUS	ООООВЗН
16-bit Free-run Timer	N/A	#19	FFFFB0 <sub>H</sub>	ICR04	0000В4н
External Interrupt INT2/INT3	*1	#20	FFFFACH	10004	0000В4н
Serial I/O	*1	#21	FFFFA8 <sub>H</sub>	ICR05	0000В5н
8/16-bit PPG 0/1	N/A	#22	FFFFA4 <sub>H</sub>	ICHUS	ООООБЭН
Input Capture 0	*1	#23	FFFFA0 <sub>H</sub>	ICR06	0000В6н
External Interrupt INT4/INT5	*1	#24	FFFF9C <sub>H</sub>	ICHUU	ООООВОН
Input Capture 1	*1	#25	FFFF98⊦	ICR07	0000В7н
8/16-bit PPG 2/3	N/A	#26	FFFF94 <sub>H</sub>	ICHU/	0000 <b>6</b> 7H
External Interrupt INT6/INT7	*1	#27	FFFF90 <sub>H</sub>	ICR08	0000В8н
Watch Timer	N/A	#28	FFFF8C <sub>H</sub>	ICHUO	ООООВОН
8/16-bit PPG 4/5	N/A	#29	FFFF88 <sub>H</sub>	ICR09	0000В9н
Input Capture 2/3	*1	#30	FFFF84 <sub>H</sub>	101109	ООООБЭН
8/16-bit PPG 6/7	N/A	#31	FFFF80 <sub>H</sub>	ICR10	0000ВАн
Output Compare 0	*1	#32	FFFF7C <sub>H</sub>	101110	OOOODAH
Output Compare 1	*1	#33	FFFF78 <sub>H</sub>	ICR11	0000ВВн
Input Capture 4/5	*1	#34	FFFF74 <sub>H</sub>	IONTI	ООООВЬН
Output Compare 2/3 - Input Capture 6/7	*1	#35	FFFF70 <sub>H</sub>	ICR12	0000ВСн
16-bit Reload Timer 1	*1	#36	FFFF6C <sub>H</sub>	101112	0000DCH
UART 0 RX	*2	#37	FFFF68 <sub>H</sub>	ICR13	0000ВДн
UART 0 TX	*1	#38	FFFF64 <sub>H</sub>	101113	ООООВЬН
UART 1 RX	*2	#39	FFFF60 <sub>H</sub>	ICR14	000085
UART 1 TX	*1	#40	FFFF5C <sub>H</sub>	10014	0000ВЕн
Flash Memory	N/A	#41	FFFF58 <sub>H</sub>	ICR15	000085
Delayed interrupt	N/A	#42	FFFF54 <sub>H</sub>	10013	0000ВFн

### (Continued)

- \*1 : The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal.
- \*2: The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal. A stop request is available.

#### Notes:

- N/A: The interrupt request flag is not cleared by the El<sup>2</sup>OS interrupt clear signal.
- For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the El<sup>2</sup>OS interrupt clear signal.
- At the end of El<sup>2</sup>OS, the El<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El<sup>2</sup>OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the El<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the El<sup>2</sup>OS for this interrupt number.
- If El<sup>2</sup>OS is enabled, El<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El<sup>2</sup>OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El<sup>2</sup>OS, the other interrupt should be disabled.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Units	Remarks	
Farameter	Syllibol	Min	Max	UIIIIS	nemarks	
	Vcc	Vss - 0.3	Vss + 6.0	V		
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc	*1
Tower supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH/AVRL, AVRH ≥ AVRL	*1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V		*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V		*2
Maximum clamp current	ICLAMP	- 2.0	+ 2.0	mA		*6
Total maximum clamp current	ΣΙ ICLAMP I	_	20	mA		*6
"L" level max output current	lol	_	15	mA		*3
"L" level avg. output current	lolav	_	4	mA		*4
"L" level max overall output current	ΣΙοι	_	100	mA		
"L" level avg. overall output current	$\Sigma$ lolav		50	mA		*5
"H" level max output current	Іон	_	-15	mA		*3
"H" level avg. output current	Іонач	_	-4	mA		*4
"H" level max overall output current	ΣІон	_	-100	mA		
"H" level avg. overall output current	$\Sigma$ lohav	_	-50	mA		*5
Power consumption	P□	_	500	mW	Flash device	
Power consumption	Fυ		400	mW	MASK ROM	
Operating temperature	TA	-40	+105	°C		
Storage temperature	Тѕтс	-55	+150	°C		

<sup>\*1 :</sup> AVcc, AVRH, AVRL should not exceed Vcc. Also, AVRH, AVRL should not exceed AVcc, and AVRL does not exceed AVRH.

- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The + B signal should always be applied with a limiting resistance placed between the + B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the + B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a + B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.

(Continued)

<sup>\*2 :</sup> V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supercedes the V<sub>I</sub> rating.

<sup>\*3 :</sup> The maximum output current is a peak value for a corresponding pin.


<sup>\*4 :</sup> Average output current is an average current value observed for a 100 ms period for a corresponding pin.

<sup>\*5 :</sup> Total average current is an average current value observed for a 100 ms period for all corresponding pins.

<sup>\*6: •</sup> Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0

#### (Continued)

- Care must be taken not to leave the + B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Conditions

(Vss = AVss = 0.0 V)


Parameter	Symbol		Value		Units	Remarks		
raiametei	Syllibol	Min	Тур	Max	Units	Hemarks		
Power supply voltage	Vcc, AVcc	4.5	5.0	5.5		Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S)		
					V	Under normal operation when A/D conveter is used : MB90F548GL(S)/543G(S)/547G(S)/ 548G(S)		
		3.5	5.0	5.5	V	Under normal operation when A/D conveter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S)		
		3.0	_	5.5	V	Maintain RAM data in stop mode		
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*		
Operating temperature	TA	-40		+105	°C			

<sup>\*:</sup> Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



#### 3. DC Characteristics

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C) \\ (Other than MB90543G(S)/548G(S)/F546$ 

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 \,^{\circ}\text{C}$  to  $+105 \,^{\circ}\text{C}$ )

_		<b>D</b> .	i e	0 V ± 10%, V	Value	0.0 1, 14		,
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Units	Remarks
Input H	Vihs	CMOS hysteresis input pin	_	0.8 Vcc	_	Vcc + 0.3	V	
voltage	VIH	TTL input pin	_	2.0		_	V	
VIHM	VIHM	MD input pin	_	Vcc - 0.3	_	Vcc + 0.3	V	
Input L	VILS	CMOS hysteresis input pin	_	Vcc - 0.3	_	0.2 Vcc	V	
voltage	VIL	TTL input pin	_	_	_	0.8	V	
	VILM	MD input pin	_	Vss - 0.3		Vss + 0.3	V	
Output H voltage	Vон	All output pins	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	V	
Output L voltage	Vol	All output pins	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_	_	0.4	V	
Input leak current	lι∟	_	Vcc = 5.5 V, Vss < V <sub>I</sub> < Vcc	<b>-</b> 5		5	μΑ	
Pull-up resistance	Rup	P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST	_	25	50	100	kΩ	
Pull-down resistance	Roown	MD2	_	25	50	100	kΩ	Except Flash devices

(Continued)

(Continued)

(MB905 $\acute{4}$ 3G(S)/547G(S)/548G(S)/F548GL(S): Vcc = 3.5 V to 5.5 V, Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C) (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 \,^{\circ}\text{C}$  to  $+105 \,^{\circ}\text{C}$ )

Parameter	Sym-	Pin name	Condition		Value		Units	Remarks
Parameter	bol	FIII IIailie	Condition	Min	Тур	Max	Ullita	nemarks
			Internal frequency : 16 MHz, At normal operating		40	55	mA	
	Icc		Internal frequency: 16 MHz, At Flash programming/eras- ing		50	70	mA	Flash device
	Iccs		Internal frequency : 16 MHz, At sleep mode		12	20	mA	
			$V_{CC} = 5.0 \text{ V} \pm 10\%$	_	300	600	μΑ	
	Істѕ		Internal frequency : 2 MHz,		600	1100	μΑ	MB90F548GL (S) only
Power	Vcc	At pseudo timer mode	—	200	400	μА	MB90543G(S)/ 547G(S)/548(S) only	
current*			Internal frequency : 8 kHz, At sub operation, T <sub>A</sub> = 25 °C		400	750	μΑ	MB90F548GL only
	Iccl				50	100	μΑ	MASK ROM
			At 300 operation, TA = 25 °C	_	150	300	μΑ	Flash device
	Iccls		Internal frequency : 8 kHz, At sub sleep, T <sub>A</sub> = 25 °C		15	40	μА	
	Ісст		Internal frequency : 8 kHz, At timer mode, T <sub>A</sub> = 25 °C		7	25	μА	
	Іссн1		At stop, T <sub>A</sub> = 25 °C	_	5	20	μΑ	
	Іссн2		At hardware standby mode, T <sub>A</sub> = 25 °C	_	50	100	μА	
Input capacity	Cin	Other than AVcc, AVss, AVRH, AVRL, C, Vcc, Vss	_	_	5	15	pF	

<sup>\*:</sup> The power supply current testing conditions are when using the external clock.

#### 4. AC Characteristics

#### (1) Clock Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): \ V_{CC} = 3.5 \ V \ to \ 5.5 \ V, \ V_{SS} = AV_{SS} = 0.0 \ V, \ T_A = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C) \ (Other \ than \ MB90543G(S)/547G(S)/548G(S)/F548GL(S): \ (Other \ than \ MB90543G(S)/F548GL(S): \ (Other \ than \ MB90543G(S)/F548G(S)/F548GL(S): \ (Other \ than \ MB90543G(S)/F548G(S)/F5$ 

Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V,  $T_A$  = -40  $^{\circ}C$  to +105  $^{\circ}C)$ 

Doromotor	Cumbal	Pin name		Value		Units	Remarks	
Parameter	Symbol	Pin name	Min	Тур	Max	Units	nemarks	
			3		16	MHz	No multiplier When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$	
			8	_	16	MHz	PLL multiplied by 1 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$	
			4		8	MHz	PLL multiplied by 2 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$	
	fc			3	_	5.33	MHz	PLL multiplied by 3 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$
Oscillation frequency		X0, X1	3	_	4	MHz	PLL multiplied by 4 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$	
Oscillation frequency			3	_	5	MHz	When using an oscillator circuit Vcc < 4.5 V(MB90F548GL(S)/ 543G(S)/547G(S)/548G(S))	
			3		16	MHz	No multiplier When using an external clock	
			8	_	16	MHz	PLL multiplied by 1 When using an external clock	
			4		8	MHz	PLL multiplied by 2 When using an external clock	
			3	_	5.33	MHz	PLL multiplied by 3 When using an external clock	
			3	_	4	MHz	PLL multiplied by 4 When using an external clock	
	fcL	X0A, X1A	—	32.768		kHz		


(Continued)


(Continued)


 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): \ Vcc = 3.5 \ V \ to \ 5.5 \ V, \ Vss = AVss = 0.0 \ V, \ T_A = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C)$  (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = AVss = 0.0 V, T<sub>A</sub> =  $-40 ^{\circ}\text{C}$  to  $+105 ^{\circ}\text{C}$ )

Parameter	Symbol	Pin name		Value		Units	Remarks
Farameter	Syllibol	riii iiaiiie	Min	Тур	Max	Ullits	nemarks
			62.5		333	ns	No multiplier When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$
			62.5		125	ns	PLL multiplied by 1 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$
			125		250	ns	PLL multiplied by 2 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$
			187.5		333	ns	PLL multiplied by 3 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$
Clock cycle time	tcyL	X0, X1	250		333	ns	PLL multiplied by 4 When using an oscillator circuit $Vcc = 5.0 \text{ V} \pm 10\%$
Clock by the limit			200		333	ns	When using an oscillator circuit Vcc < 4.5 V(MB90F548GL(S)/ 543G(S)/547G(S)/548G(S))
			62.5		333	ns	No multiplier When using an external clock
			62.5		125	ns	PLL multiplied by 1 When using an external clock
			125	_	250	ns	PLL multiplied by 2 When using an external clock
			187.5		333	ns	PLL multiplied by 3 When using an external clock
			250	_	333	ns	PLL multiplied by 4 When using an external clock
	<b>t</b> LCYL	X0A, X1A		30.5		μs	
Input clock pulse	Pwh, PwL	X0	10	_		ns	Duty ratio is about 30% to 70%.
width	Pwlh, Pwll	X0A	_	15.2	_	μs	2 3.9 14.10 15 45 54 10 76 10 70 70 70
Input clock rise and fall time	tor, tor	X0	_	_	5	ns	When using an external clock
Machine clock	<b>f</b> cP	_	1.5	_	16	MHz	When using main clock
frequency	fLCP		_	8.192	_	kHz	When using sub-clock
Machine clock cycle	<b>t</b> cp	_	62.5	_	666	ns	When using main clock
time	<b>t</b> LCP			122.1		μs	When using sub-clock







AC characteristics are set to the measured reference voltage values below.

Input signal waveform

 Hysteresis Input Pin

 0.8 Vcc
 0.2 Vcc

TTL Input Pin

2.0 V
 0.8 V

 0.8 V

 0.8 V

 0.8 V

 0.8 V

 0.8 V

 0.8 V


 0.8 V

#### (2) Clock Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 ^{\circ}\text{C}$  to  $+105 ^{\circ}\text{C}$ ) (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$$V_{CC} = 5.0 \text{ V} \pm 10\%$$
,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 ^{\circ}\text{C}$  to  $+105 ^{\circ}\text{C}$ )

Parameter	Symbol Pin nan		Condition	Va	lue	Units	Remarks
	Syllibol	Filitialile	Condition	Min	Max	Units	liemarks
Cycle time	<b>t</b> cyc	CLK	Vcc = 5 V ± 10%	62.5	_	ns	
$CLK \uparrow \to CLK \downarrow$	<b>t</b> chcl	CLK	VCC - 3 V \( \text{10}\)	20	_	ns	



### (3) Reset and Hardware Standby Input Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): \ Vcc = 3.5 \ V \ to \ 5.5 \ V, \ Vss = AVss = 0.0 \ V, \ T_A = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C)$  (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0 \text{ V} \pm 10\%$ , $V_{SS}$	$= AV_{SS} = 0.0 \text{ V. Ta}$	$=-40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C}$
--	---------------------------------	---


Parameter	Symbol	Pin	Value		Units	Remarks
raiailletei	Syllibol	name	Min	Max	Ullits	nemarks
	tяsть	RST	4 tcp	_	ns	Under normal operation
Reset input time			Oscillation time of oscillator + 4 tcp	_	ms	In stop mode
			100 —		μs	In pseudo timer mode (MB90543G (S) /547G (S) / 548G (S) )
			4 tcp	_	ns	In pseudo timer mode (Other than MB90543G (S) / 547G (S) /548G (S) )
			2 tlcp	_	μs	In sub-clock mode, sub-sleep mode, timer mode
Hardware standby input time	<b>t</b> HSTL	HST	4 tcp		ns	Under normal operation

Note: "tcp" represents one cycle time of the machine clock.


Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between handreds of  $\mu$ s to several ms. In the external clock, the oscillation time is 0 ns.

Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.

• In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode



• In stop mode



#### (4) Power On Reset

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F$ 


 $Vcc = 5.0 V \pm 10\%$ , Vss = AVss = 0.0 V,  $T_A = -40 °C to + 105 °C$ )

Parameter	Symbol	Pin	Condition	Value		Units	Remarks	
Parameter	Syllibol	name	Condition	Min	Max	Ullits	neillaiks	
Power on rise time	t⊓	Vcc		0.05	30	ms	*	
Power off time	<b>t</b> off	Vcc	_	50	_	ms	Waiting time until power-on	

<sup>\*:</sup> Vcc must be kept lower than 0.2 V before power-on.

Note: • The above values are used for creating a power-on reset.

• Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.




#### (5) Bus Timing (Read)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ °C}$  to +105 °C) (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 \,^{\circ}\text{C}$  to  $+105 \,^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Va	lue	Units	Remarks
Parameter	Symbol	Pili liaille	Condition	Min	Max	Ullits	neiliaiks
ALE pulse width	tlhll	ALE		tcp/2 - 20	_	ns	
Valid address → ALE↓ time	tavll	ALE, A16 to A23, AD00 to AD15		tcp/2 - 20	_	ns	
$ALE\!\!\downarrow   o  Address  valid  time$	tLLAX	ALE, AD00 to AD15		tcp/2 - 15	_	ns	
Valid address $\rightarrow$ $\overline{RD}$ ↓ time	<b>t</b> avrl	A16 toA23, AD00 to AD15, RD		tcp — 15	_	ns	
Valid address → Valid data input	tavdv	A16 to A23, AD00 to AD15		_	5 tcp/2 - 60	ns	
RD pulse width	trlrh	RD	_	3 tcp/2 - 20	_	ns	
$\overline{RD}{\downarrow}  o Valid$ data input	tRLDV	RD, AD00 to AD15		_	3 tcp/2 - 60	ns	
RD↑ → Data hold time	trhox	RD, AD00 to AD15		0	_	ns	
RD↑ → ALE↑ time	trhlh	RD, ALE		tcp/2 - 15	_	ns	
RD↑ → Address valid time	trhax	RD, A16 to A23		tcp/2 - 10	_	ns	
Valid address → CLK↑ time	<b>t</b> avch	A16 to A23, AD00 to AD15, CLK		tcp/2 - 20	_	ns	
$\overline{RD}{\downarrow}  o CLK{\uparrow}$ time	<b>t</b> RLCH	RD, CLK		tcp/2 - 20		ns	
$ALE \downarrow \rightarrow \overline{RD} \downarrow time$	tllrl	ALE, RD		tcp/2 - 15	_	ns	




#### (6) Bus Timing (Write)

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C})$  (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 \,^{\circ}\text{C}$  to  $+105 \,^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Valu	е	Units	Remarks
Farameter	Symbol	Pili lialile	Condition	Min	Max	Ullits	Hemarks
Valid address $→$ $\overline{WR} ↓$ time	tavwl	A16 to A23 AD00 to AD15, WR		tcp — 15	_	ns	
WR pulse width	twlwh	WR		3 tcp/2 - 20	_	ns	
Valid data output $ ightarrow \overline{WR} \uparrow$ time	tоvwн	AD00 to AD15, WR		3 tcp/2 - 20		ns	
$\overline{ m WR} {\uparrow}  ightarrow { m Data \ hold \ time}$	twhox	AD00 to AD15, WR		20	_	ns	
$\overline{\text{WR}}{\uparrow}  o  ext{ Address valid time}$	twhax	A16 to A23, WR		tcp/2 - 10		ns	
$\overline{WR}\!\!\uparrow \to ALE\!\!\uparrow time$	twhlh	WR, ALE		tcp/2 - 15	_	ns	
WR↑ → CLK↑ time	twlch	WR, CLK		tcp/2 - 20	_	ns	




#### (7) Ready Input Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): \ V_{CC} = 3.5 \ V \ to \ 5.5 \ V, \ V_{SS} = AV_{SS} = 0.0 \ V, \ T_A = -40 \ ^{\circ}C \ to \ + 105 \ ^{\circ}C)$  (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 \,^{\circ}\text{C}$  to  $+105 \,^{\circ}\text{C}$ )

Parameter	Symbol Pin name Conditio		Condition	Val	ue	Units	Remarks
raiailletei			Condition	Min	Max	Ullits	nemarks
RDY setup time	<b>t</b> RYHS	RDY		45	_	ns	
RDY hold time	tпүнн	RDY		0	_	ns	

Note: If the RDY setup time is insufficient, use the auto-ready function.




#### (8) Hold Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB9054G(S)/F548G(S)/F546G(S)/F546G(S)/F546G(S)/F546G(S)/F546G(S)/F546G(S)/F546G$ 

 $Vcc = 5.0 V \pm 10\%$ , Vss = AVss = 0.0 V,  $T_A = -40 °C to + 105 °C$ )

Parameter	ter Symbol		Symbol Pin name		Condition	Va	lue	Units	Remarks
Parameter Symbol	Fill Haille	Condition	Min	Max	Ullits	nemarks			
Pin floating $\rightarrow \overline{HAK} \downarrow time$	txhal	HAK		30	<b>t</b> cp	ns			
$\overline{HAK}\!\!\uparrowtime\toPinvalidtime$	thahv	HAK		<b>t</b> cp	2 tcp	ns			

Note : There is more than 1 cycle from the time HRQ is read to the time the  $\overline{\text{HAK}}$  is changed.



#### (9) UART0/1, Serial I/O Timing


 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/F548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/F548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/F548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/F548G(S)/F548GL(S): T_{A} = -40 \text{ °C to } + 105 \text{ °C}) \\ (Other than MB90543G(S)/F548G$ 


 $Vcc = 5.0 V \pm 10\%$ , Vss = AVss = 0.0 V,  $T_A = -40 °C to + 105 °C$ )

Parameter	Symbol	Pin name	Condition	Value		Linito	Remarks
Parameter	Symbol	Pili liaille	Condition	Min	Max	Ullits	nemarks
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcp	—	ns	
$SCK\!\!\downarrow  o SOT$ delay time	tsLov	SCK0 to SCK2, SOT0 to SOT2	Internal clock opera-	- 80	80	ns	
Valid SIN → SCK↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	tion output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	100		ns	
$SCK^{\uparrow} \rightarrow Valid SIN hold time$	tsнıx	SCK0 to SCK2, SIN0 to SIN2		60		ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0 to SCK2		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0 to SCK2		4 tcp	_	ns	
$SCK{\downarrow}  o \ SOT \ delay \ time$	tsLov	SCK0 to SCK2, SOT0 to SOT2	External clock operation output pins are	_	150	ns	
Valid SIN → SCK↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	C <sub>L</sub> = 80 pF + 1 TTL.	60		ns	
$SCK^{\uparrow} \rightarrow Valid SIN hold time$	tsHIX	SCK0 to SCK2, SIN0 to SIN2		60		ns	

Note: • AC characteristic in CLK synchronized mode.

- C<sub>L</sub> is load capacity value of pins when testing.
- For tcp (Machine clock cycle time), refer to "(1) Clock Timing".






#### (10) Timer Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ °C to} + 105 \text{ °C}$ ) (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $Vcc = 5.0 V \pm 10\%$ , Vss = AVss = 0.0 V,  $T_A = -40 °C to + 105 °C$ )

Parameter	Symbol	Pin name Condition —		Va	lue	Units	Remarks
Parameter Symbol		Fin name Condition		Min	Max	Uiilla	Heiliaiks
Input pulso width	tтıwн	TINO, TIN1		4 tcp		nc	
Input pulse width	t⊤ıw∟	IN0 to IN7		<b>4 L</b> CP		ns	




#### (11) Timer Output Timing

 $(MB90543G(S)/547G(S)/548G(S)/F548GL(S): \ V_{CC} = 3.5 \ V \ to \ 5.5 \ V, \ V_{SS} = AV_{SS} = 0.0 \ V, \ T_A = -40 \ ^{\circ}C \ to + 105 \ ^{\circ}C)$  (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $Vcc = 5.0 V \pm 10\%$ , Vss = AVss = 0.0 V,  $T_A = -40 °C to + 105 °C$ )

Parameter	Symbol	Pin name	Condition	Val	lue	Units	Remarks
Farameter	Symbol I ili mame	Condition	Min	Max	Ullits	Heiliaiks	
$CLK\!\!\uparrow \!  o T_OUT$ change time	<b>t</b> TO	TOT0 , TOT1, PPG0 to PPG3	_	30		ns	




#### (12) Trigger Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ °C}$  to +105 °C) (Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -40 \,^{\circ}\text{C}$  to  $+105 \,^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Val	lue	Units	Remarks	
Parameter	Syllibol	DOI FIII Haine Condition		Min	Max	Ullits	nemarks	
Input pulse width	<b>t</b> TRGH	INT0 to INT7,		5 tcp		ns	Under nomal operation	
Imput puise width	<b>t</b> TRGL	ADTG	_	1		μs	In stop mode	



#### 5. A/D Converter

#### • Electrical Characteristics

 $(Vcc = AVcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, 3.0 V \le AVRH - AVRL, T_A = -40 °C to + 105 °C)$ 

Parameter	Symbol	Pin name		Value		Units	Remarks
Parameter	Syllibol	Pili liaille	Min	Тур	Max	Ullits	nemarks
Resolution	_	_	_	10		bit	
Conversion error	_	_	_	_	± 5.0	LSB	
Nonlinearity error	_	_	_	_	± 2.5	LSB	
Differential nonlinearity error	_	_	_	_	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL – 3.5 LSB	AVRL+0.5 LSB	AVRL+4.5 LSB	V	
Full scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVRH-6.5 LSB	AVRH-1.5 LSB	AVRH+1.5 LSB	<b>V</b>	
Compare time	_	_	352 tc₽	_	_	ns	Internal frequency : 16 MHz
Sampling time	_	_	64 tcp	_	_	ns	Internal frequency : 16 MHz
Analog port input current	lain	AN0 to AN7	-1	_	1	μА	Vcc = AVcc = 5.0 V ± 1%
Analog input voltage range	Vain	AN0 to AN7	AVRL	_	AVRH	V	
Reference voltage range	_	AVRH	AVRL + 2.7	_	AVcc	V	
Therefore voltage range		AVRL	0	_	AVRH – 2.7	V	
Power supply current	lΑ	AVcc	_	5		mA	
ower supply current	Іан	AVcc		_	5	μΑ	*
Reference voltage supply current	l <sub>B</sub>	AVRH		400	600	μΑ	Flash device
	IH			140	260	μΑ	MASK ROM
	IRH	AVRH			5	μΑ	*
Offset between input channels		AN0 to AN7	_	_	4	LSB	

<sup>\*:</sup> When not using an A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.

Note: The functionality of the A/D converter is only guaranteed for VCC =  $5.0 \text{ V} \pm 10 \%$  (also for MB90543G(S)/547G(S)/548G(S)/F548GL(S)).


#### A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" ←→ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ←→ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



1 LSB = (Theoretical value) 
$$\frac{AVRH - AVRL}{1024}$$
 [V]

Vot (Theoretical value) = AVRL + 0.5 LSB [V]


V<sub>FST</sub> (Theoretical value) = AVRH - 1.5 LSB [V]

$$Total \ error \ for \ digital \ output \ N \ = \ \frac{V_{NT} - \{1 \ LSB \times \ (N-1) \ + 0.5 \ LSB\}}{1 \ LSB} \ [LSB]$$

 $V_{NT}$ : Voltage at a transition of digital output from (N-1) to N

(Continued)

#### (Continued)




#### Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

- Output impedance values of the external circuit of 15 k $\Omega$  or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

Note: When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period =  $4.00 \, \mu s$  @machine clock of  $16 \, MHz$ ).



#### • Error


The smaller the | AVRH – AVRL |, the greater the error would become relatively.

### 6. Flash Memory Program/Erase Characteristics


Parameter	Condition	Value		Units	Remarks			
raiailletei	Condition	Min	Тур	Max	Units	Helilaiks		
Sector erase time		_	1	15	s	Excludes 00H programm	ming prior erasure	
Chip erase time	T + 25 °C		5	_	s	MB90F543G (S) / F548G (S) /F548GL (S)	Excludes 00H programming	
Criip erase time	$T_A = +25  ^{\circ}C$ $V_{CC} = 5.0  V$			_	s	MB90F549G (S) / F546G (S)	prior erasure	
Word (16 bit width) programming time			16	3,600	μs	Excludes system-level of	overhead	
Erase/Program cycle	_	10,000	_	_	cycle			

#### **■ EXAMPLE CHARACTERISTICS**


• "H" level output voltage




• "L" level output voltage





 "H" level input voltage/ "L" level input voltage (Hysterisis inpiut)





#### • Power supply current (MB90549G)

























• Power supply current (MB90F549G)






















### **■ ORDERING INFORMATION**

Part number	Package	Remarks
MB90F543GPF MB90F543GPF MB90F546GPF MB90F546GSPF MB90F548GPF MB90F548GLPF MB90F548GLPF MB90F549GPF MB90F549GPF MB90543GPF MB90547GPF MB90548GPF MB90548GPF MB90548GPF MB90549GPF MB90549GPF MB90549GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90F543GPMC MB90F543GSPMC MB90F546GPMC MB90F546GSPMC MB90F548GPMC MB90F548GLPMC MB90F548GLSPMC MB90F549GPMC MB90F549GPMC MB90543GSPMC MB90547GSPMC MB90548GPMC MB90548GPMC MB90548GPMC MB90548GSPMC MB90548GSPMC MB90548GSPMC MB90549GSPMC MB90549GSPMC	100-pin Plastic LQFP (FPT-100P-M20)	

#### **■ PACKAGE DIMENSIONS**







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

#### (Continued)






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


### **■ MAIN CHANGES IN THIS EDITION**

Page	Section	Change Results
5	■ PRODUCT LINEUP	Changed the name in peripheral resource. 16-bit I/O Timer → 16-bit Free-run Timer
14 to 16	■ I/O CIRCUIT TYPE	Changed the name of input typ. Hysteresis → CMOS Hysteresis HYS → CMOS Hysteresis
21	■ BLOCK DIAGRAM	Changed the arrow direction of SOT1 signal at UART1(SCI). " $\leftarrow$ $\rightarrow$ " (input/output) $\rightarrow$ " $\leftarrow$ " (output)
28	■ I/O MAP	Changed the text of "Note".
35	■ INTERRUPT MAP	Changed the name of peripheral resource of the pin number: #19. I/O Timer $ ightarrow$ 16-bit Free-run Timer
1 20	■ ELECTRICAL CHARACTERISTICS 2. Recommended Conditions	Changed the remarks of "parameter: Power supply voltage".
40	3. DC Characteristics	Changed the maximum value of symbol : VILM of parameter: Input voltage. $Vcc + 0.3 \rightarrow Vss + 0.3$
40		Added the following remarks for parameter : Pull-down resistance.  Except Flash device
	AC Characteristics     (1) Clock Timing	Added the value when using an external clock in Oscillation frequency and Clock cycle time on (1) Clock Timing for parameter.
44		Added the item of A/D converter operation range in figure of "  Guaranteed PLL operation range"
46	(3) Reset and Hardware Standby Input Timing	Changed the following item. (3) Reset and Hardware Standby Input Timing Remarks: In sub-clock mode, sub-sleep mode, timer mode 2tcp → 2tlcp
48	(4) Power On Reset	Changed as follows; Due to repetitive operation → Waiting time until power-on
57	5. A/D Converter	Changed the unit of Zero transition voltage and Full scale transition voltage. $\mbox{mV} \rightarrow \mbox{V}$
66	■ ORDERING INFORMATION	Added the MB90F548GLPMC in Part Numbers.

The vertical lines marked in the left side of the page show the changes.



70



### **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

#### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department