



F²MC-16LX 16-bit Microcontroller

The MB90350-series with 1 channel FULL-CAN interface and Flash ROM is especially designed for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.35 µm CMOS technology, Cypress now offers on-chip Flash-ROM program memory up to 128 Kbytes.

The power supply (3 V) is supplied to the internal MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock monitor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit freerun timers, 2-channel UART and 15-channel 8/10-bit A/D converter.

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- Built-in clock modulation circuit

16 Mbytes CPU memory space

■ 24-bit internal addressing

Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Downloaded from Arrow.com.

Increased processing speed

■ 4-byte instruction queue

Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI²OS) : up to 16 channels
- DMA: up to 16 channels

Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

Process

■ CMOS technology

I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709

Document Number: 002-07872 Rev. *A



Sub clock pin (X0A, X1A)

- Yes (using the external oscillation): devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
 - □ 16-bit freerun timer : 2 channels (FRT0: ICU0/1, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
 - □ 16- bit input capture: (ICU): 6 channels
 - ☐ 16-bit output compare: (OCU): 4 channels

FULL-CAN interface 1 channel

- Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

UART (LIN/SCI): 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

I²C interface: 1 channel

■ Up to 400 Kbit/s transfer rate

DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

Delay interrupt generator module

Generates interrupt request for task switching.

8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 3 µs (at 24-MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- \blacksquare Detects low voltage (4.0 V \pm 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

Dual operation flash memory (only flash memory devices with A-suffix)

■ Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

Models that support + 125 °C

- Devices without A-suffix (excluding evaluation device)
 : The maximum operating frequency is 16 MHz
 (at T_A = +125 °C)
- Devices with A-suffix (excluding evaluation device)
 : The maximum operating frequency is 24 MHz (at T_A = +125 °C) .

Flash security function

■ Protects the content of Flash memory (MB90F352x and MB90F357x only)

External bus interface

■ 4 Mbytes external memory space

Document Number: 002-07872 Rev. *A Page 2 of 83



Contents

Product Lineup 2	8 12 13 14 18
Product Lineup 4 Packages and Product Correspondence	10 12 13 14 18 22
Packages and Product Correspondence	12 13 14 18 22
•	13 14 18 22
Pin Assignments	14 18 22
	18 22
Pin Description	22
I/O Circuit Type	
Handling Devices	
Preventing latch-up	
Handling unused pins	
Using external clock	
Precautions for when not using a sub clock signal	
Notes on during operation of PLL clock mode	
Power supply pins (VCC/VSS)	
Pull-up/down resistors	
Crystal Oscillator Circuit	23
Turning-on Sequence of Power Supply to	
A/D Converter and Analog Inputs	24
Connection of Unused Pins of A/D Converter if	
A/D Converter is not used	
Notes on Energization	
Stabilization of power supply voltage	
Initialization	24
Port 0 to port 3 output during Power-on	

/E (
(External-bus mode)24	
Notes on using CAN Function24	1
Flash security Function25	
Correspondence with TA = $+105$ °C or more25	
Low voltage/CPU operation reset circuit25	
Internal CR oscillation circuit26	
Block Diagrams27	7
Memory Map31	
I/O Map32	2
CAN Controllers40)
Interrupt Factors, Interrupt Vectors,	
Interrupt Control Register46	ŝ
Electrical Characteristics48	3
Absolute Maximum Ratings48	
Recommended Operating Conditions50)
DC Characteristics51	1
AC Characteristics56	3
A/D Converter71	1
Definition of A/D Converter Terms74	1
Flash Memory Program/Erase Characteristics 76	3
Ordering Information77	7
Package Dimensions79)
Major Changes81	
Document History82	
Sales, Solutions, and Legal Information83	



1. Product Lineup 1

Part Number Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS		
CPU		F ² MC-16LX CPU						
System clock			2, ×3, ×4, ×6, 1/2 e : 42 ns (oscillati					
ROM	Flash memory 64Kbytes :MB90 128Kbytes :MB9	F351(S) 0F352(S)	Dual operation flash memory 64Kbytes :MB90F351A(S), MB90F351TA(S) 128Kbytes :MB90F352A(S), MB90F352TA(S)					
RAM			4 Kt	oytes				
Emulator-specific power supply*			-	_				
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Y	es	N	lo		
Clock monitor function			N	10				
Low voltage/CPU operation detection reset	N	lo	No	Yes	No	Yes		
Operating voltage range	4.0 V to 5.5 V : a	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter/Flash programming 4.5 V to 5.5 V : at using external bus						
Operating temperature range		C (+125 °C up to chine clock)	0 −40 °C to +125 °C					
Package			LQF	P-64				
			2 cha	annels				
UART	Special synchron	ous options for a	using a dedicated dapting to differer master or slave L	nt synchronous se	rial protocols			
I ² C (400 Kbps)			1 ch	annel				
			15 ch	annels				
A/D Converter		: Min 3 µs include	es sample time (p	•				
16-bit Reload Timer (4 channels)		requency : fsys/2 al Event Count fur	¹ , fsys/2 ³ , fsys/2 ⁵ nction.	(fsys = Machine	clock frequency)			
			orresponds to ICL orresponds to ICL		5/6/7.			
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)					/2 ⁷		
16-bit Output	4 channels							
Compare	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.							
16 bit Input Contura			6 cha	annels				
16-bit Input Capture	Retains freerun t	imer value by (ris	ing edge, falling e	dge or rising & fal	lling edge), signals	s an interrupt.		

(Continued)

Document Number: 002-07872 Rev. *A Page 4 of 83



Part Number							
	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS	
Parameter	WID501 552	WID501 5525	MD301 332A	WIDSOI SSZIA	WIDSOI SSEAG	MIBOOT GOZ TAG	
8/16-bit Programmable Pulse Generator	A pair of 8-bit relo 8-bit prescaler + Operation clock f	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12 Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
CAN Interface	Automatic re-trar Automatic transm Prioritized 16 me Supports multiple Flexible configura	1 channel Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks					
		·	8 cha	innels			
External Interrupt	Can be used risir extended intellige	ng edge, falling ed ent I/O services (E	dge, starting up by	H/L level input, e	external interrupt,		
D/A converter			_	_			
I/O Ports	All push-pull outp Bit-wise settable Settable as CMC	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash Memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352x only)						
Corresponding EVA name	MB90V340A- 102	MB90V340A- 101	MB90V3	340A-102	MB90V3	340A-101	

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

Document Number: 002-07872 Rev. *A Page 5 of 83



2. Product Lineup 2

Part Number	MB90351A,	MB90351TA,	MB90351AS,	MB90351TAS,	MB90V340A- 101	MB90V340A-		
Parameter	MB90352A	MB90352TA	MB90352AS	MB90352TAS	101	102		
CPU			F ² MC-10	SLX CPU	•	•		
System clock		-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) nimum instruction execution time: 42 ns (oscillation clock 4 MHz, PLL × 6)						
ROM	MASK ROM 64Kbytes :MB90 128Kbytes :MB90	351A(S), MB9035 0352A(S), MB903	51TA(S) 352TA(S)		External			
RAM		4 Kb	oytes		30 K	bytes		
Emulator-specific power supply*		-	_		Y	es		
Sub clock pin (X0A, X1A) (Max 100 kHz)	Ye	es	N	lo	No	Yes		
Clock monitor function			N	lo	•			
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo .		
Operating voltage range	4.0 V to 5.5 V : a	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 5 V ± 10% 4.5 V to 5.5 V : at using external bus						
Operating temperature range		−40 °C to) +125 °C		-	_		
Package		LQF	P-64		PGA-299			
		2 channels 5 channels				annels		
UART	Special synchron	ous options for a	ising a dedicated dapting to differen master or slave L	t synchronous se	rial protocols			
I ² C (400 Kbps)		1 cha	annel		2 channels			
		15 ch	annels		24 ch	annels		
A/D Converter	10-bit or 8-bit res Conversion time		es sample time (p	er one channel)				
16-bit Reload Timer (4 channels)		requency : fsys/2 al Event Count fur	¹ , fsys/2 ³ , fsys/2 ⁵ nction.	(fsys = Machine	clock frequency)			
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. I/O Timer 0 corresponds 0/1/2/3, OCU 0/1/2/3. I/O Timer 1 corresponds 4/5/6/7, OCU 4/5/6/7.				/2/3. esponds to ICU			
(2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)				/2 ⁷			
16-bit Output		4 cha	nnels		8 cha	annels		
Compare			O Timer matches used to generate					
16-bit Input Capture		6 cha	nnels		8 cha	annels		
10-bit iliput Gaptule	Retains freerun t	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt.						

(Continued)

Document Number: 002-07872 Rev. *A Page 6 of 83



Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102	
8/16-bit Programmable Pulse Generator	8-bit 8-bit	channels (16-bit). 8-bit reload oregisters reload registers	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16				
	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler $+$ 8-bit reload counter. Operation clock frequency: fsys, fsys/ 2^1 , fsys/ 2^2 , fsys/ 2^3 , fsys/ 2^4 or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
CAN Interface	Automatic re-trans Automatic transm Prioritized 16 mes Supports multiple Flexible configura	1 channel 3 channels Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks					
External Interrupt		8 channels 16 channels Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, externded intelligent I/O services (El ² OS) and DMA.					
D/A converter	— 2 channe						
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory			_	_			
Corresponding EVA name	MB90V34	10A-102	MB90V3	340A-101	-	_	

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

Document Number: 002-07872 Rev. *A Page 7 of 83



3. Product Lineup 3

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS					
CPU		F ² MC-16	SLX CPU						
System clock		n-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) inimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)							
ROM	64Kbytes:MB90F356A(S	ual operation flash memory 4Kbytes :MB90F356A(S), MB90F356TA(S) 28Kbytes :MB90F357A(S), MB90F357TA(S)							
RAM		4 Kb	ytes						
Emulator-specific power supply*		_	_						
Sub clock pin (X0A, X1A)	Y	es	(internal CR oscilla	lo tion can be used as clock)					
Clock monitor function		Ye	es						
Low voltage/CPU operation detection reset	No	Yes	No	Yes					
Operating voltage range		operating (not using A/D co /D converter/Flash progran xternal bus							
Operating temperature range		−40 °C to	+125 °C						
Package		LQFI	P-64						
		2 cha	nnels						
UART	Special synchronous option	settings using a dedicated rons for adapting to different either as master or slave Ll	t synchronous serial proto	cols					
I ² C (400 Kbps)		1 cha	nnel						
		15 cha	annels						
A/D Converter	•	s includes sample time (pe	,						
16-bit Reload Timer (4 channels)	Operation clock frequency Supports External Event	y : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ Count function.	(fsys = Machine clock fre	quency)					
		RCK0) corresponds to ICU RCK1) corresponds to ICU							
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)								
16-bit Output		4 cha	nnels						
Compare	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.								
16-bit Input Capture		6 cha	nnels						
то-ың тіриі Саріше	Retains freerun timer valu	ie by (rising edge, falling ed	dge or rising & falling edge	e), signals an interrupt.					

(Continued)

Document Number: 002-07872 Rev. *A Page 8 of 83



Part Number	MB90F356A,	MB90F356TA,	MB90F356AS,	MB90F356TAS,			
Parameter	MB90F357A	MB90F357TA	MB90F357AS	MB90F357TAS			
8/16-bit	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12						
Programmable Pulse Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
CAN Interface	1 channel Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.						
External Interrupt	Can be used rising edge, extended intelligent I/O se	falling edge, starting up by	nnels H/L level input, external ir	nterrupt,			
D/A converter	3						
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)						
Corresponding EVA name	MB90V3	40A-104	MB90V3	40A-103			

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

Document Number: 002-07872 Rev. *A Page 9 of 83



4. Product Lineup 4

Part Number Parameter	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104		
CPU			F ² MC-10	SLX CPU				
System clock		n-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) nimum instruction execution time: 42 ns (oscillation clock 4 MHz, PLL × 6)						
ROM	MASK ROM 64Kbytes :MB90 128Kbytes :MB90	356A(S), MB9035 0357A(S), MB903	External					
RAM		4 Kt	oytes		30 K	bytes		
Emulator-specific power supply*		-	_		Y	es		
Sub clock pin (X0A, X1A)	Ye	Yes		No (internal CR oscillation can be used as sub clock)		Yes		
Clock monitor function			Y	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No			
Operating voltage range	4.0 V to 5.5 V : a	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 5 4.5 V to 5.5 V : at using external bus						
Operating temperature range		−40 °C to	+125 °C		_			
Package		LQF	P-64		PGA-299			
		2 cha	annels		5 channels			
UART	Special synchron	ous options for a	ising a dedicated dapting to differen master or slave L	t synchronous se	rial protocols			
I ² C (400 Kbps)		1 cha	annel		2 channels			
		15 ch	annels		24 ch	annels		
A/D Converter		: Min 3 μs include	es sample time (p	·				
16-bit Reload Timer (4 channels)		Operation clock frequency: $fsys/2^1$, $fsys/2^3$, $fsys/2^5$ ($fsys = Machine clock frequency$) Supports External Event Count function.						
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. I/O Timer 0 corresponds to IOU/1/2/3, OCU 0/1/2/3. I/O Timer 1 corresponds to IOU/1/2/3, OCU 0/1/2/3. I/O Timer 1 corresponds to IOU/1/2/3, OCU 1/5/6/7, OCU 1/5/6/7.					/2/3. sponds to ICU		
(2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)							
16 bit Output		4 cha	annels		8 cha	innels		
16-bit Output Compare			O Timer matches used to generate					

(Continued)

Document Number: 002-07872 Rev. *A Page 10 of 83



Part Number	MB90356A,	MB90356TA,	MB90356AS,	MB90356TAS,	MB90V340A-	MB90V340A-		
Parameter	MB90357A	MB90357TA	MB90357AS	MB90357TAS	103	104		
16 hit Innut Conture		6 cha	innels	•	8 cha	nnels		
16-bit Input Capture	Retains freerun ti	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an interi						
8/16-bit Programmable Pulse Generator	8-bi	channels (16-bit) 8-bit reload of t reload registers t reload registers	(8- 8-bit reload of 8-bit reload L pulse w 8-bit reload	bit)/16 channels bit) counters × 16 registers for vidth × 16 registers for vidth × 16				
Concrator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 channels					
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.							
		8 cha	innels		16 ch	annels		
External Interrupt	Can be used risir extended intellige	ng edge, falling ed ent I/O services (E	lge, starting up by El ² OS) and DMA.	H/L level input, e	xternal interrupt,			
D/A converter		_	_		2 cha	nnels		
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash Memory			_	_				
Corresponding EVA name	MB90V3	40A-104	MB90V3	340A-103	_	_		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

Document Number: 002-07872 Rev. *A Page 11 of 83



5. Packages and Product Correspondence

Package	MB90V340A -101 -102 -103 -104	MB90F351 MB90F351S MB90F352 MB90F352S	MB90F351A (S) , MB90F351TA (S) MB90F352A (S) , MB90F352TA (S) MB90F356A (S) , MB90F356TA (S) MB90F357A (S) , MB90F357TA (S) MB90351A (S) , MB90351TA (S) MB90352A (S) , MB90352TA (S) MB90356A (S) , MB90356TA (S) MB90357A (S) , MB90357TA (S)
PGA-299C-A01	\circ	×	×
FPT-64P-M23 (12 mm, 0.65 mm pitch)	×	0	0
FPT-64P-M24 (10 mm , 0.50 mm pitch)	×	×	O*

^{*:} This device is under development.

Note: Refer to "Package Dimensions" for detail of each package.


Document Number: 002-07872 Rev. *A Page 12 of 83

^{○ :} Yes, × : No



6. Pin Assignments

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357TA(S), MB9035TA(S), MB90ASA(S), M



Document Number: 002-07872 Rev. *A



7. Pin Description

Pin No.	Circuit 5		-
LQFP64*	Pin name	type	Function
46	X1	Α	Oscillation output pin
47	X0	A	Oscillation input pin
45	RST	Е	Reset input pin
	P62 to P67		General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
3 to 8	PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F)	-	Output pins for PPGs
	P50		General purpose I/O port
9	AN8	0	Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
	P51		General purpose I/O port
10	AN9	1	Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
	P52		General purpose I/O port
11	AN10	I	Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
	P53		General purpose I/O port
12	AN11	I	Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
	P54		General purpose I/O port
13	AN12	I	Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14, 15	P55, P56	ı	General purpose I/O ports
14, 15	AN13, AN14	Į.	Analog input pins for A/D converter
	P42		General purpose I/O port
16	IN6	F	Data sample input pin for input capture ICU6
10	RX1	Г	RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
	P43		General purpose I/O port
17	IN7	F	Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)
19, 20	X0A, X1A	В	X0A : Oscillation input pins for sub clock X1A : Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104)
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.
	INT8 to INT15		External interrupt request input pins for INT8 to INT15

(Continued)

Document Number: 002-07872 Rev. *A Page 14 of 83



Pin No.		Circuit	
LQFP64*	Pin name	type	Function
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.
	TIN1	1	Event input pin for reload timer1
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.
	TOT1		Output pin for reload timer1
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
34	AD10	N	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.
	SIN3		Serial data input pin for UART3
	INT11R		External interrupt request input pin for INT11
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.
	SOT3		Serial data output pin for UART3
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.
	SCK3	1	Clock input/output pin for UART3
37	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
31	AD13		Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.
38	P16	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
30	AD14		Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.
39	P17	- G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
39	AD15		Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8) , PPGB (A) , PPGD (C) , PPGF (E)		Output pins for PPGs

Document Number: 002-07872 Rev. *A Page 15 of 83



Pin No.		Circuit	
LQFP64*	Pin name	type	Function
44	P24	0	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	A20	- G	Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	SDA0	Н	Serial data I/O pin for I ² C 0
	FRCK0		Input pin for the 16-bit I/O Timer 0
	P45		General purpose I/O port
53	SCL0	Н	Serial clock I/O pin for I ² C 0
	FRCK1		Input pin for the 16-bit I/O Timer 1
- ·	P30		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select whether to <u>use a pull</u> -up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe <u>output pin</u> for the data bus. This function is enabled when both the external bus and the WR/WRL pin output <u>are</u> enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R	1	External interrupt request input pin for INT10
57	P33	- G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
J.	WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the <u>external</u> bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.

Document Number: 002-07872 Rev. *A Page 16 of 83



Pin No.	Pin name		Function	
LQFP64*	Fili liaille	type	i unction	
50	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.	
58	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.	
	OUT4	1	Waveform output pin for output compare OCU4	
	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.	
59	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.	
	OUT5	1	Waveform output pin for output compare OCU5	
00	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.	
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.	
	OUT6	1	Waveform output pin for output compare OCU6	
	P37	_	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.	
61	CLK	G	CLK output pin. This function is enabled when both the external bus and CLK output are enabled.	
	OUT7	1	Waveform output pin for output compare OCU7	
62, 63	P60, P61	1	General purpose I/O ports	
62, 63	AN0, AN1	'	Analog input pins for A/D converter	
64	AV _{CC}	К	V _{CC} power input pin for analog circuits	
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV_{CC} .	
1	AV _{SS}	K	V _{SS} power input pin for analog circuits	
22, 23	MD1, MD0	С	Input pins for specifying the operating mode	
21	MD2	D	Input pin for specifying the operating mode	
49	V _{CC}	_	Power (3.5 V to 5.5 V) input pin	
18, 48	V_{SS}	_	Power (0 V) input pins	
50	С	K	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.	

^{*:} FPT-64P-M23, FPT-64P-M24

Document Number: 002-07872 Rev. *A Page 17 of 83



8. I/O Circuit Type

Type	Circuit	Remarks
Α	X1 Xout X0 Standby control signal	Oscillation circuit • High-speed oscillation feedback resistor = approx. 1 MΩ
В	X1A Xout XOA Standby control signal	Oscillation circuit • Low-speed oscillation feedback resistor = approx. 10 MΩ
С	R CMOS hysteresis inputs	Mask ROM device:
D	Pull-down resistor	Mask ROM device: • CMOS hysteresis input pin • Pull-down resistor value: approx. 50 kΩ Flash memory device: • CMOS input pin • No Pull-down
E	Pull-up resistor R CMOS hysteresis inputs	CMOS hysteresis input pin • Pull-up resistor value: approx. 50 kΩ

(Continued)




Type	Circuit	Remarks
F	P-ch Nout R CMOS hysteresis inputs Automotive inputs Standby control for input shutdown	CMOS level output (I _{OL} = 4 mA, I _{OH} = -4 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function)
G	Pull-up control Pull-up control Pout N-ch Nout R The pout Automotive inputs Standby control for input shutdown	 CMOS level output (I_{OL} = 4 mA, I_{OH} = -4 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) TTL input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. 50 kΩ
н	P-ch Nout CMOS hysteresis inputs Automotive inputs Standby control for input shutdown	 CMOS level output (I_{OL} = 3 mA, I_{OH} = -3 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function)



Type	Circuit	Remarks
I	P-ch Nout R CMOS hysteresis inputs Automotive inputs Standby control for input shutdown Analog input	CMOS level output (I _{OL} = 4 mA, I _{OH} = -4 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input
К	P-ch N-ch	Power supply input protection circuit
L	P-ch AVR AVR ANE	 A/D converter reference voltage power supply input pin, with the protection circuit Flash memory devices do not have a protection circuit against V_{CC} for pin AVRH.

Document Number: 002-07872 Rev. *A







9. Handling Devices

Special care is required for the following when handling the device :

- Preventing latch-up
- Treatment of unused pins
- Using external clock
- Precautions for when not using a sub clock signal
- Notes on during operation of PLL clock mode
- Power supply pins (V_{CC}/V_{SS})
- Pull-up/down resistors
- Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- Notes on using CAN Function
- Flash security Function
- Correspondence with T_A = + 105 °C or more
- Low voltage/CPU operation detection reset circuit
- Internal CR oscillation circuit

9.1 Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- \blacksquare A voltage higher than the rated voltage is applied between V_{CC} pin and V_{SS} pin.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

9.2 Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.


Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

Document Number: 002-07872 Rev. *A Page 22 of 83



9.3 Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



9.4 Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

9.5 Notes on during operation of PLL clock mode


If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

9.6 Power supply pins (V_{CC}/V_{SS})

- If there are multiple V_{CC} and V_{SS} pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent such malfunctioning as latch up.

 To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the V_{CC} and V_{SS} pins to the power supply and ground externally.

 Connect V_{CC} and V_{SS} pins to the device from the current supply source at a low impedance.
- As a measure against power supply noise, connect a capacitor of about 0.1 µF as a bypass capacitor between V_{CC} and V_{SS} pins in the vicinity of V_{CC} and V_{SS} pins of the device.



9.7 Pull-up/down resistors

The MB90350 series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

9.8 Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

Document Number: 002-07872 Rev. *A Page 23 of 83



9.9 Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV $_{CC}$, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (V $_{CC}$).

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

9.10 Connection of Unused Pins of A/D Converter if A/D Converter is not used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

9.11 Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μs or more (0.2 V to 2.7 V).

9.12 Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified V_{CC} power supply voltage operating range. Therefore, the V_{CC} power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard V_{CC} power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

9.13 Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

9.14 Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



9.15 Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note: Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

Document Number: 002-07872 Rev. *A Page 24 of 83



9.16 Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01_H is written in the security byte, the flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001 _H

9.17 Correspondence with $T_A = +105$ °C or more

If used exceeding $T_A = +105$ °C, please contact sales representatives for reliability limitations.

9.18 Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

9.18.1 Low voltage detection reset circuit

Detection voltage	
$4.0 \text{ V} \pm 0.3 \text{ V}$	

When a low voltage condition is detected, the low voltage detection flag (LVRC: LVRF) is set to "1" and an internal reset signal is output. Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

9.18.2 CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time				
2 ²⁰ /F _C (approx. 262 ms*)				

*: This value assumes the interval time at an oscillation clock frequency of 4 MHz.

During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.

- "0" writing to CL bit of LVRC register
- Internal reset
- Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

Document Number: 002-07872 Rev. *A Page 25 of 83



9.19 Internal CR oscillation circuit


Parameter	Symbol		Unit		
Faranietei	Symbol	Min	Тур	Max	Oiiit
Oscillation frequency	f _{RC}	50	100	200	kHz
Oscillation stabilization wait time	tstab	_	_	100	μs

Document Number: 002-07872 Rev. *A Page 26 of 83



10. Block Diagrams


■ MB90V340A-101/102



Document Number: 002-07872 Rev. *A




■ MB90V340A-103/104






■ MB90F352 (S), MB90F351 (S), MB90F352A (S), MB90F352TA (S), MB90F351A (S), MB90F351TA (S), MB90352A (S), MB90352TA (S), MB90351A (S), MB90351A (S), MB90351A (S), MB90351A (S)






■ MB90F357A (S), MB90F357TA (S), MB90F356A (S), MB90F356TA (S), MB90357A (S), MB90357TA (S), MB90356A (S), MB90356TA (S)





11. Memory Map



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000_H accesses the value at FFC000_H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between $FF8000_H$ and $FFFFF_H$ is visible in bank 00, while the image between $FF0000_H$ and $FF7FFF_H$ is visible only in bank FF.



12. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
00 _H	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX
01 _H	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX
02 _H	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX
03 _H	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX _B
04 _H	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX
05 _H	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX _B
06 _H	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX _B
07 _H to 0A _H		Reserve	d		•
0B _H	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 _B
0C _H	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 _B
0D _H		Reserve	d		
0E _H	Input Level Select Register 0	ILSR0	R/W	Ports	00000000 _B
0F _H	Input Level Select Register 1	ILSR1	R/W	Ports	00000000 _B
10 _H	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 _B
11 _H	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 _B
12 _H	Port 2 Direction Register	DDR2	R/W	Port 2	XX000000 _B
13 _H	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 _B
14 _H	Port 4 Direction Register	DDR4	R/W	Port 4	XX000000 _B
15 _H	Port 5 Direction Register	DDR5	R/W	Port 5	X0000000 _B
16 _H	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 _B
17 _H to 19 _H		Reserve	d		1
1A _H	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXX _B
1B _H		Reserve	d		
1C _H	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000 _B
1D _H	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000 _B
1E _H	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 _B
1F _H	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	00000000 _B
20 _H to 37 _H		Reserve	d		1
38 _H	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0X000XX1 _B
39 _H	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0X000001 _B
3A _H	PPG 4/5 Count Clock Select Register	PPG45	R/W	1 dide contrator in	000000X0 _B
3B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 _B
3C _H	PPG 6 Operation Mode Control Register	PPGC6	W, R/W		0X000XX1 _B
3D _H	PPG 7 Operation Mode Control Register	PPGC7	W, R/W	16-bit Programmable Pulse Generator 6/7	0X000001 _B
3E _H	PPG 6/7 Count Clock Select Register	PPG67	R/W	i disc Scribrator 0/1	000000X0 _B
3F _H		Reserve	d		•
40 _H	PPG 8 Operation Mode Control Register	PPGC8	W, R/W		0X000XX1 _B
41 _H	PPG 9 Operation Mode Control Register	PPGC9	W, R/W	16-bit Programmable Pulse Generator 8/9	0X000001 _B
42 _H	PPG 8/9 Count Clock Select Register	PPG89	R/W	i disc Scribrator 0/9	000000X0 _B
43 _H		Reserve	d		1

(Continued)

Document Number: 002-07872 Rev. *A Page 32 of 83



Address	Register	Abbreviation	Access	Resource name	Initial value			
44 _H	PPG A Operation Mode Control Register	PPGCA	W, R/W	40.1% D	0X000XX1 _B			
45 _H	PPG B Operation Mode Control Register	PPGCB	W, R/W	16-bit Programmable Pulse Generator A/B	0X000001 _B			
46 _H	PPG A/B Count Clock Select Register	PPGAB	R/W	T disc Scherator 7VB	000000X0 _B			
47 _H	Reserved							
48 _H	PPG C Operation Mode Control Register	PPGCC	W,R/W		0X000XX1 _B			
49 _H	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit Programmable Pulse Generator C/D	0X000001 _B			
4A _H	PPG C/D Count Clock Select Register	PPGCD	R/W	1 disc Scherator 6/B	000000X0 _B			
4B _H	Reserved							
4C _H	PPG E Operation Mode Control Register	PPGCE	W,R/W		0X000XX1 _B			
4D _H	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit Programmable Pulse Generator E/F	0X000001 _B			
4E _H	PPG E/F Count Clock Select Register	PPGEF	R/W	T disc Scherator E/I	000000X0 _B			
4F _H		Reserve	d		•			
50 _H	Input Capture Control Status Register 0/1	ICS01	R/W	Innut Conturo 0/1	00000000 _B			
51 _H	Input Capture Edge Register 0/1	ICE01	R/W, R	Input Capture 0/1	XXX0X0XX _B			
52 _H , 53 _H		Reserve	d		•			
54 _H	Input Capture Control Status Register 4/5	ICS45	R/W	Innut Conturo 4/F	00000000 _B			
55 _H	Input Capture Edge Register 4/5	ICE45	R	Input Capture 4/5	XXXXXXXX			
56 _H	Input Capture Control Status Register 6/7	ICS67	R/W	Innut Conturo 6/7	00000000 _B			
57 _H	Input Capture Edge Register 6/7	ICE67	R/W, R	Input Capture 6/7	XXX000XX _B			
58 _H to 5B _H		Reserve	d		•			
5C _H	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/F	0000XX00 _B			
5D _H	Output Compare Control Status Register 5	OCS5	R/W	Output Compare 4/5	0XX00000 _B			
5E _H	Output Compare Control Status Register 6	OCS6	R/W	Output Compare 6/7	0000XX00 _B			
5F _H	Output Compare Control Status Register 7	OCS7	R/W	Output Compare on	0XX00000 _B			
60 _H	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	00000000 _B			
61 _H	Timer Control Status Register 0	TMCSR0	R/W	10-bit Reload Tillel 0	XXXX0000 _B			
62 _H	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	00000000 _B			
63 _H	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reidad Timer i	XXXX0000 _B			
64 _H	Timer Control Status Register 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 _B			
65 _H	Timer Control Status Register 2	TMCSR2	R/W	10-bit Reload Timer 2	XXXX0000 _B			
66 _H	Timer Control Status Register 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 _B			
67 _H	Timer Control Status Register 3	TMCSR3	R/W	10-bit Reidad Timer 3	XXXX0000 _B			
68 _H	A/D Control Status Register 0	ADCS0	R/W		000XXXX0 _B			
69 _H	A/D Control Status Register 1	ADCS1	R/W		0000000X _B			
6A _H	A/D Data Register 0	ADCR0	R	A/D Convertor	00000000 _B			
6B _H	A/D Data Register 1	ADCR1	R	A/D Converter	XXXXXX00 _B			
6C _H	ADC Setting Register 0	ADSR0	R/W		00000000 _B			
6D _H	ADC Setting Register 1	ADSR1	R/W		00000000 _B			
6E _H	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W, W	Low Voltage/CPU Operation Detection Reset	00111000 _B			

Document Number: 002-07872 Rev. *A Page 33 of 83



Address	Register	Abbrevia- tion	Access	Resource name	Initial value			
6F _H	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	XXXXXXX1 _B			
70 _H to 7F _H	Reserved							
80 _H to 8F _H	Reserved for CAN Interface 1. Refer to "CAN Controllers"							
90 _H to 9A _H	Reserved							
9B _H	DMA Descriptor Channel Specification Register	DCSR	R/W	5144	00000000 _B			
9C _H	DMA Status Register L	DSRL	R/W	DMA	00000000 _B			
9D _H	DMA Status Register H	DSRH	R/W		00000000 _B			
9E _H	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000 _B			
9F _H	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 _B			
A0 _H	Low-power Consumption Mode Control Register	LPMCR	W,R/W	Low Power Consumption Control Circuit	00011000 _B			
A1 _H	Clock Selection Register	CKSCR	R,R/W	Low Power Consumption Control Circuit	11111100 _B			
A2 _H , A3 _H	Reserved							
A4 _H	DMA Stop Status Register	DSSR	R/W	DMA	00000000 _B			
A5 _H	Automatic Ready Function Selection Register	ARSR	W	Fotom al Manager	0011XX00 _B			
A6 _H	External Address Output Control Register	HACR	W	External Memory Access	00000000 _B			
A7 _H	Bus Control Signal Selection Register	ECSR	W	7.0000	0000000X _B			
A8 _H	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B			
A9 _H	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1XX00100 _B			
AA _H	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 _B			
AB _H	Reserved							
AC _H	DMA Enable Register L	DERL	R/W	DMA	00000000 _B			
AD _H	DMA Enable Register H	DERH	R/W	DIVIA	00000000 _B			
AE _H	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 _B			
AF _H	Reserved							

Document Number: 002-07872 Rev. *A Page 34 of 83



Address	Register	Abbreviation	Access	Resource name	Initial value
B0 _H	Interrupt Control Register 00	ICR00	W,R/W		00000111 _B
B1 _H	Interrupt Control Register 01	ICR01	W,R/W		00000111 _B
B2 _H	Interrupt Control Register 02	ICR02	W,R/W		00000111 _B
B3 _H	Interrupt Control Register 03	ICR03	W,R/W		00000111 _B
B4 _H	Interrupt Control Register 04	ICR04	W,R/W		00000111 _B
B5 _H	Interrupt Control Register 05	ICR05	W,R/W		00000111 _B
B6 _H	Interrupt Control Register 06	ICR06	W,R/W		00000111 _B
B7 _H	Interrupt Control Register 07	ICR07	W,R/W	Interrupt Control	00000111 _B
B8 _H	Interrupt Control Register 08	ICR08	W,R/W	Interrupt Control	00000111 _B
B9 _H	Interrupt Control Register 09	ICR09	W,R/W		00000111 _B
BA _H	Interrupt Control Register 10	ICR10	W,R/W		00000111 _B
BB _H	Interrupt Control Register 11	ICR11	W,R/W		00000111 _B
BC _H	Interrupt Control Register 12	ICR12	W,R/W		00000111 _B
BD _H	Interrupt Control Register 13	ICR13	W,R/W		00000111 _B
BE _H	Interrupt Control Register 14	ICR14	W,R/W		00000111 _B
BF _H	Interrupt Control Register 15	ICR15	W,R/W		00000111 _B
C0 _H to C9 _H		Reserved			
CA _H	External Interrupt Enable Register 1	ENIR1	R/W		00000000 _B
CB _H	External Interrupt Source Register 1	EIRR1	R/W		XXXXXXXX
CCH	External Interrupt Level Register 1	ELVR1	R/W	External Interrupt 1	00000000 _B
CD _H	External Interrupt Level Register 1	ELVR1	R/W		00000000 _B
CE _H	External Interrupt Source Select Register	EISSR	R/W		00000000 _B
CF _H	PLL/Sub clock Control register	PSCCR	W	PLL	XXXX0000 _B
D0 _H	DMA Buffer Address Pointer L	BAPL	R/W		XXXXXXXX
D1 _H	DMA Buffer Address Pointer M	BAPM	R/W		XXXXXXXX _B
D2 _H	DMA Buffer Address Pointer H	BAPH	R/W		XXXXXXXX _B
D3 _H	DMA Control Register	DMACS	R/W	DMA	XXXXXXXX _B
D4 _H	I/O Register Address Pointer L	IOAL	R/W		XXXXXXXX
D5 _H	I/O Register Address Pointer H	IOAH	R/W		XXXXXXXX
D6 _H	Data Counter L	DCTL	R/W		XXXXXXXX
D7 _H	Data Counter H	DCTH	R/W		XXXXXXXX
D8 _H	Serial Mode Register 2	SMR2	W,R/W	UART2	00000000 _B
D9 _H	Serial Control Register 2	SCR2	W,R/W		00000000 _B
DA _H	Reception/Transmission Data Register 2	RDR2/TDR2	R/W		00000000 _B
DB _H	Serial Status Register 2	SSR2	R,R/W		00001000 _B
DC _H	Extended Communication Control Register 2	ECCR2	R,W, R/W		000000XX _B
DD _H	Extended Status/Control Register 2	ESCR2	R/W		00000100 _B
DE _H	Baud Rate Generator Register 20	BGR20	R/W		00000000 _B
DF _H	Baud Rate Generator Register 21	BGR21	R/W		00000000 _B
E0 _H to EF _H		Reserved			

Document Number: 002-07872 Rev. *A Page 35 of 83



Address	Register	Abbreviation	Access	Resource name	Initial value			
F0 _H to FF _H	External area							
7900 _H to 7907 _H	Reserved							
7908 _H	Reload Register L4	PRLL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX			
7909 _H	Reload Register H4	PRLH4	R/W		XXXXXXXX			
790A _H	Reload Register L5	PRLL5	R/W		XXXXXXXX			
790B _H	Reload Register H5	PRLH5	R/W		XXXXXXXX			
790C _H	Reload Register L6	PRLL6	R/W		XXXXXXXX			
790D _H	Reload Register H6	PRLH6	R/W	16-bit Programmable	XXXXXXXX			
790E _H	Reload Register L7	PRLL7	R/W	Pulse Generator 6/7	XXXXXXXX			
790F _H	Reload Register H7	PRLH7	R/W		XXXXXXXX			
7910 _H	Reload Register L8	PRLL8	R/W		XXXXXXXX			
7911 _H	Reload Register H8	PRLH8	R/W	16-bit Programmable	XXXXXXXX			
7912 _H	Reload Register L9	PRLL9	R/W	Pulse Generator 8/9	XXXXXXXX			
7913 _H	Reload Register H9	PRLH9	R/W		XXXXXXXX			
7914 _H	Reload Register LA	PRLLA	R/W		XXXXXXXX			
7915 _H	Reload Register HA	PRLHA	R/W	16-bit Programmable	XXXXXXXX			
7916 _H	Reload Register LB	PRLLB	R/W	Pulse Generator A/B	XXXXXXXX			
7917 _H	Reload Register HB	PRLHB	R/W		XXXXXXXX			
7918 _H	Reload Register LC	PRLLC	R/W	16-bit Programmable Pulse Generator C/D	XXXXXXXX			
7919 _H	Reload Register HC	PRLHC	R/W		XXXXXXXX			
791A _H	Reload Register LD	PRLLD	R/W		XXXXXXXX			
791B _H	Reload Register HD	PRLHD	R/W		XXXXXXXX			
791C _H	Reload Register LE	PRLLE	R/W		XXXXXXXX			
791D _H	Reload Register HE	PRLHE	R/W	16-bit Programmable	XXXXXXXX			
791E _H	Reload Register LF	PRLLF	R/W	Pulse Generator E/F	XXXXXXXX			
791F _H	Reload Register HF	PRLHF	R/W		XXXXXXXX			
7920 _H	Input Capture Register 0	IPCP0	R	Input Capture 0/1	XXXXXXXX			
7921 _H	Input Capture Register 0	IPCP0	R		XXXXXXXX			
7922 _H	Input Capture Register 1	IPCP1	R		XXXXXXXX			
7923 _H	Input Capture Register 1	IPCP1	R		XXXXXXXX			
7924 _H to 7927 _H	Reserved							
7928 _H	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXX			
7929 _H	Input Capture Register 4	IPCP4	R		XXXXXXXX			
792A _H	Input Capture Register 5	IPCP5	R		XXXXXXXX			
792B _H	Input Capture Register 5	IPCP5	R		XXXXXXXX			

Document Number: 002-07872 Rev. *A Page 36 of 83



Address	Register	Abbreviation	Access	Resource name	Initial value			
792C _H	Input Capture Register 6	IPCP6	R		XXXXXXXX			
792D _H	Input Capture Register 6	IPCP6	R		XXXXXXXX			
792E _H	Input Capture Register 7	IPCP7	R	Input Capture 6/7	XXXXXXXX			
792F _H	Input Capture Register 7	IPCP7	R		XXXXXXXX			
7930 _H to 7937 _H	Reserved							
7938 _H	Output Compare Register 4	OCCP4	R/W		XXXXXXXX			
7939 _H	Output Compare Register 4	OCCP4	R/W	0.10.10.00.00.4/5	XXXXXXXX			
793A _H	Output Compare Register 5	OCCP5	R/W	Output Compare 4/5	XXXXXXXX			
793B _H	Output Compare Register 5	OCCP5	R/W		XXXXXXXX			
793C _H	Output Compare Register 6	OCCP6	R/W		XXXXXXXX			
793D _H	Output Compare Register 6	OCCP6	R/W		XXXXXXXX			
793E _H	Output Compare Register 7	OCCP7	R/W	Output Compare 6/7	XXXXXXXX			
793F _H	Output Compare Register 7	OCCP7	R/W		XXXXXXXX			
7940 _H	Timer Data Register 0	TCDT0	R/W		00000000 _B			
7941 _H	Timer Data Register 0	TCDT0	R/W		00000000 _B			
7942 _H	Timer Control Status Register 0	TCCSL0	R/W	I/O Timer 0	00000000 _B			
7943 _H	Timer Control Status Register 0	TCCSH0	R/W		0XXXXXXX _B			
7944 _H	Timer Data Register 1	TCDT1	R/W		00000000 _B			
7945 _H	Timer Data Register 1	TCDT1	R/W		00000000 _B			
7946 _H	Timer Control Status Register 1	TCCSL1	R/W	I/O Timer 1	00000000 _B			
7947 _H	Timer Control Status Register 1	TCCSH1	R/W		0XXXXXXX _B			
7948 _H	· ·	TMR0/TMRL	R/W		XXXXXXXX			
7949 _H	Timer Register 0/Reload Register 0	R0	R/W	16-bit Reload Timer 0	XXXXXXXX			
794A _H		TMR1/TMRL	R/W		XXXXXXXX			
794B _H	Timer Register 1/Reload Register 1	R1	R/W	16-bit Reload Timer 1	XXXXXXXX			
794C _H		TMR2/TMRL	R/W		XXXXXXXX			
794D _H	Timer Register 2/Reload Register 2	R2	R/W	16-bit Reload Timer 2	XXXXXXXX			
794E _H		TMR3/TMRL	R/W		XXXXXXXX			
794F _H	Timer Register 3/Reload Register 3	R3	R/W	16-bit Reload Timer 3	XXXXXXXX			
7950 _H	Serial Mode Register 3	SMR3	W, R/W		00000000 _B			
7951 _H	Serial Control Register 3	SCR3	W, R/W		00000000 _B			
7952 _H	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 _B			
7953 _H	Serial Status Register 3	SSR3	R,R/W		00001000 _B			
7954 _H	Extended Communication Control Register 3	ECCR3	R,W, R/W	UART3	000000XX _B			
7955 _H	Extended Status/Control Register 3	ESCR3	R/W		00000100 _B			
7956 _H	Baud Rate Generator Register 30	BGR30	R/W		00000000 _B			
7957 _H	Baud Rate Generator Register 31	BGR31	R/W		00000000 _B			
7958 _H , 7959 _H		Reserve	ed	1				

Document Number: 002-07872 Rev. *A Page 37 of 83



Address	Register	Abbreviation	Access	Resource name	Initial value
7960 _H	Clock Monitor Function Control Register	CSVCR	R, R/W	Clock Monitor	00011100 _B
7961 _H to 796D _H		Reserved	d		
796E _H	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0 _B
796F _H		-			
7970 _H	I ² C Bus Status Register 0	IBSR0	R		00000000 _B
7971 _H	I ² C Bus Control Register 0	IBCR0	W,R/W		00000000 _B
7972 _H	I ² C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 _B
7973 _H	TO 10-bit Stave Address Register 0	ITBAH0	R/W		00000000 _B
7974 _H	I ² C 10-bit Slave Address Mask Register 0	ITMKL0	R/W	I ² C Interface 0	11111111 _B
7975 _H	-1 C 10-bit Slave Address Mask Register 0	ITMKH0	R/W		00111111 _B
7976 _H	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 _B
7977 _H	I ² C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 _B
7978 _H	I ² C data register 0	IDAR0	R/W		00000000 _B
7979 _H , 797A _H		Reserved	d		
797B _H	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111 _B
797C _H to 79A1 _H		Reserved	d		
79A2 _H	Flash Write Control Register 0	FWR0	R/W	5 10 "	00000000 _B
79A3 _H	Flash Write Control Register 1	FWR1	R/W	Dual Operation Flash	00000000 _B
79A4 _H	Sector Change Setting Register	SSR0	R/W	ridon	00XXXXX0 _B
79A5 _H to 79C1 _H		Reserved	d		
79C2 _H		Setting Prohi	bited		
79C3 _H to 79DF _H		Reserved	d		
79E0 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXXX
79E1 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX
79E2 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX
79E3 _H	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX
79E4 _H	Detect Address Setting Register 1	PADR1	R/W	Address Match Detection 0	XXXXXXXX
79E5 _H	Detect Address Setting Register 1	PADR1	R/W	Detection	XXXXXXXX
79E6 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX
79E7 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX
79E8 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX
79E9 _H to 79EF _H		Reserved	d		•



Address	Register	Abbreviation	Access	Resource name	Initial value	
79F0 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX _B	
79F1 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX _B	
79F2 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX _B	
79F3 _H	Detect Address Setting Register 4	PADR4	R/W	A .1.1	XXXXXXXX _B	
79F4 _H	Detect Address Setting Register 4	PADR4	R/W	Address Match Detection 1	XXXXXXXX _B	
79F5 _H	Detect Address Setting Register 4	PADR4	R/W	20,000,0	XXXXXXXX _B	
79F6 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B	
79F7 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B	
79F8 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B	
79F9 _H to 7BFF _H		Reserve	ed			
7C00 _H to 7CFF _H	Reserved for CAN Interface 1. Refer to "CAN Controllers"					
7D00 _H to 7DFF _H	Reserved for CAN Interface 1. Refer to "CAN Controllers"					
7E00 _H to 7FFF _H	Reserved					

Notes:

- Initial value of "X" represents unknown value.
- Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading "X".

Document Number: 002-07872 Rev. *A Page 39 of 83



13. CAN Controllers

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - □ 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - □ Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

 List of Control Registers

Address	Register	Abbreviation	Access	Initial Value	
CAN1	Negistei	Abbieviation	Access	illitiai value	
000080 _H	Message buffer enable register	BVALR	R/W	00000000 _B	
000081 _H	Message buller chable register	DVALIT	10.00	00000000 _B	
000082 _H	Transmit request register	TREQR	R/W	00000000 _B	
000083 _H	Transmit request register	THESH	1000	00000000 _B	
000084 _H	Transmit cancel register	TCANR	W	00000000 _B	
000085 _H	Transmit dancer register	10/11414		00000000 _B	
000086 _H	Transmission complete register	TCR	R/W	00000000 _B	
000087 _H	Transmission complete register	1010	1000	00000000 _B	
000088 _H	Receive complete register	RCR	R/W	00000000 _B	
000089 _H	rtecerre complete register	11011	1077	00000000 _B	
00008A _H	Remote request receiving register	RRTRR	R/W	00000000 _B	
00008B _H	rtomote request receiving register		1077	00000000 _B	
00008C _H	Receive overrun register	ROVRR	R/W	00000000 _B	
00008D _H	reserve eventum regiotei	TOTAL	1000	00000000 _B	
00008E _H	Reception interrupt	RIER	R/W	00000000 _B	
00008F _H	enable register	111211	1077	00000000 _B	
007D00 _H	Control status register	CSR	R/W, W	0XXXX0X1 _B	
007D01 _H			R/W, R	00XXX000 _B	
007D02 _H	Last event indicator register	LEIR	R/W	000X0000 _B	
007D03 _H				XXXXXXXX _B	
007D04 _H	Receive/transmit error counter	RTEC	R	00000000 _B	
007D05 _H	r todorvo, transcrint orror dounted			00000000 _B	
007D06 _H	Bit timing register	BTR	R/W	11111111 _B	
007D07 _H	Dit tilling regioter	DIIX	1044	X1111111 _B	
007D08 _H	IDE register	IDER	R/W	$XXXXXXXX_B$	
007D09 _H	152 (09)0(0)	IDEIX	17.44	XXXXXXXXB	
007D0A _H	Transmit RTR register	TRTRR	R/W	00000000 _B	
007D0B _H			1077	00000000 _B	

(Continued)

Document Number: 002-07872 Rev. *A Page 40 of 83



Address	Register	Abbreviation	Access	Initial Value
CAN1	Register	Register		ililliai value
007D0C _H	Remote frame receive waiting	RFWTR	R/W	XXXXXXXX _B
007D0D _H	register	IXI VVIIX	10,00	$XXXXXXXX_B$
007D0E _H	Transmit interrupt	TIER	R/W	00000000 _B
007D0F _H	enable register	TILIX	IV/VV	00000000 _B
007D10 _H				XXXXXXXX _B
007D11 _H	Acceptance mask	AMSR	R/W	XXXXXXXX _B
007D12 _H	select register	AWOR	1000	XXXXXXXX _B
007D13 _H				XXXXXXXX _B
007D14 _H				XXXXXXXX _B
007D15 _H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXB
007D16 _H	Acceptance mask register o	Alvillo	F/VV	XXXXXXXX _B
007D17 _H				XXXXXXXX _B
007D18 _H				XXXXXXXX _B
007D19 _H	Acceptance most register 1	AMR1	R/W	$XXXXXXXX_B$
007D1A _H	- Acceptance mask register 1	ZIVIT I	17/1/	XXXXXXXX _B
007D1B _H				XXXXXXXXB



List of Message Buffers (ID Registers)

Address	Dogiotor	Abbreviation	A	Initial Value
CAN1	Register	Appreviation	Access	initiai value
007C00 _H			500	XXXXXXXX _B
to 007C1F _H	General-purpose RAM	_	R/W	to XXXXXXXX _B
007C20 _H				XXXXXXXX
007C21 _H				XXXXXXXX _B
007C22 _H	ID register 0	IDR0	R/W	XXXXXXXX _B
007C23 _H				XXXXXXXXB
007C24 _H				XXXXXXXX _B
007C25 _H				XXXXXXXXB
007C26 _H	ID register 1	IDR1	R/W	XXXXXXXX _B
007C27 _H				XXXXXXXX
007C28 _H				XXXXXXXX _B
007C29 _H	15	1000	D.044	XXXXXXXXB
007C2A _H	ID register 2	IDR2	R/W	XXXXXXXX
007C2B _H				XXXXXXXXB
007C2C _H				XXXXXXXX _B
007C2D _H	ID register 3	IDR3	R/W	$XXXXXXXX_B^D$
007C2E _H				XXXXXXXX _B
007C2F _H				$XXXXXXXX_B$
007C30 _H		IDR4		XXXXXXXX _B
007C31 _H	ID variates 4		R/W	$XXXXXXXX_B$
007C32 _H	ID register 4	IDN4		XXXXXXXX _B
007C33 _H				XXXXXXXXB
007C34 _H				XXXXXXXX _B
007C35 _H	ID register 5	IDR5	R/W	$XXXXXXXX_B$
007C36 _H	12 register o	IDIO	1000	XXXXXXXX _B
007C37 _H				XXXXXXXXB
007C38 _H				$XXXXXXXX_B$
007C39 _H	ID register 6	IDR6	R/W	XXXXXXXXB
007C3A _H	.2 .09.0.0.	.5.10		XXXXXXXX _B
007C3B _H				XXXXXXXXB
007C3C _H				XXXXXXXX _B
007C3D _H	ID register 7	IDR7	R/W	XXXXXXXXB
007C3E _H				XXXXXXXX _B
007C3F _H				XXXXXXXXB
007C40 _H				XXXXXXXX _B
007C41 _H	ID register 8	IDR8	R/W	XXXXXXXX _B
007C42 _H	- 0			XXXXXXXX _B
007C43 _H				XXXXXXXXB

(Continued)

Document Number: 002-07872 Rev. *A Page 42 of 83



Address	Dominton	Abbreviation	A	Initial Value
CAN1	Register	Appreviation	Access	miliai vaiue
007C44 _H				XXXXXXXX _B
007C45 _H	ID register 9	IDR9	R/W	$XXXXXXXX_B$
007C46 _H	ib register 9	IDKa		XXXXXXXX _B
007C47 _H				$XXXXXXXX_B$
007C48 _H				XXXXXXXX _B
007C49 _H	ID register 10	IDR10	R/W	$XXXXXXXX_B^-$
007C4A _H	ib register to	IDKIO	IN/VV	XXXXXXXX _B
007C4B _H				$XXXXXXXX_B$
007C4C _H				XXXXXXXX _B
007C4D _H	ID register 11	IDR11	R/W	XXXXXXXXB
007C4E _H	ib register 11	IDKII	17/77	XXXXXXXX _B
007C4F _H				$XXXXXXXX_B$
007C50 _H				XXXXXXXX _B
007C51 _H	ID register 12	IDR12	R/W	$XXXXXXXX_B$
007C52 _H	ID register 12			XXXXXXXX _B
007C53 _H				XXXXXXXXB
007C54 _H				XXXXXXXX _B
007C55 _H	ID register 13	IDR13	R/W	XXXXXXXXB
007C56 _H	1D register 13	IDK13	IN/VV	XXXXXXXX _B
007C57 _H				$XXXXXXXX_B$
007C58 _H				XXXXXXXX _B
007C59 _H	ID register 14	IDR14	R/W	$XXXXXXXX_B$
007C5A _H	ID TEGISIEI 14	IDN 14	IN/VV	XXXXXXXX _B
007C5B _H				XXXXXXXXB
007C5C _H				XXXXXXXX _B
007C5D _H	ID register 15	IDR15	R/W	XXXXXXXXB
007C5E _H	in register 13	IDICIO	F/ V V	XXXXXXXX _B
007C5F _H				XXXXXXXXB



List of Message Buffers (DLC Registers and Data Registers)

Dominton	Abbrevietien	A	Initial Value	
Register	Appreviation	Access	Initial Value	
DLC register 0	DI CPO	D/M/	XXXXXXXX _B	
DLC register 0	DLORU	IN/VV	^^^^^A	
DLC register 1	DI CP1	D/M/	XXXXXXXX _B	
DLO register i	DLOIT	IVVV	XXXXXXXB	
DLC register 2	DI CD2	D/M/	XXXXXXXX _B	
DLC register 2	DLORZ	IN/VV	^^^^^A	
DLC register 3	DI CR3	R/M	XXXXXXXX _B	
DEO register 5	DLONG	1000	MANA MANA MANA MANA MANA MANA MANA MANA	
DLC register 4	DI CB4	D/M/	XXXXXXXX _B	
DEO register 4	DLOIN	1000	MANA MANA MANA MANA MANA MANA MANA MANA	
DLC register 5	DI CR5	R/M	XXXXXXXX _B	
DEO register 5	DLONG	1000	MANA MANA MANA MANA MANA MANA MANA MANA	
DLC register 6	DLCR6	R/W	XXXXXXXX _B	
DEO register o	DEONO	100	~~~~~B	
DLC register 7	DI CP7	₽/M	XXXXXXXX _B	
DEO Tegister 7	BLOIN	100		
DLC register 8	DI CR8	R/W	XXXXXXXX _B	
DEO register o	DLONG	1000	7000000B	
DLC register 9	DI CRO	R/M	XXXXXXXX _B	
DEO register o	DEOIG	1000	2000000В	
DLC register 10	DI CR10	R/W	XXXXXXXX _B	
DEO register ro	DEGITIO	1000	2000000R	
DLC register 11	DI CR11	R/M	$XXXXXXXX_B$	
DEO register 11	DEGITI	1000	7000000R	
DLC register 12	DI CR12	R/W	$XXXXXXXX_B$	
DEO register 12	DEGITIZ	1000	2000000R	
DLC register 13	DI CR13	R/W	XXXXXXXX _B	
DEO register ro	BEOITIO	1000	7000000R	
DLC register 14	DI CR14	R/M	XXXXXXXX _B	
DEO TOGISTOT 17	DEOITIT	1 7 7 7	700000MB	
DLC register 15	DI CR15	R/W	XXXXXXXX _B	
	DEGITIO	1000	_	
Data register 0	DTDO	DAM	XXXXXXXXB	
(8 bytes)	DIKU	R/VV	to XXXXXXXX _B	
	Register DLC register 0 DLC register 1 DLC register 2 DLC register 3 DLC register 4 DLC register 5 DLC register 6 DLC register 7 DLC register 8 DLC register 9 DLC register 10 DLC register 11 DLC register 12 DLC register 13 DLC register 14 DLC register 15 Data register 0 (8 bytes)	DLC register 0 DLCR0 DLC register 1 DLCR1 DLC register 2 DLCR2 DLC register 3 DLCR3 DLC register 4 DLCR4 DLC register 5 DLCR5 DLC register 6 DLCR6 DLC register 7 DLCR7 DLC register 8 DLCR8 DLC register 9 DLCR9 DLC register 10 DLCR10 DLC register 11 DLCR11 DLC register 12 DLCR12 DLC register 13 DLCR13 DLC register 14 DLCR14 DLC register 15 DLCR15 Data register 0 DTD0	DLC register 0 DLCR0 R/W DLC register 1 DLCR1 R/W DLC register 2 DLCR2 R/W DLC register 3 DLCR3 R/W DLC register 4 DLCR4 R/W DLC register 5 DLCR5 R/W DLC register 6 DLCR6 R/W DLC register 7 DLCR7 R/W DLC register 8 DLCR8 R/W DLC register 9 DLCR9 R/W DLC register 10 DLCR10 R/W DLC register 11 DLCR11 R/W DLC register 12 DLCR12 R/W DLC register 13 DLCR13 R/W DLC register 14 DLCR14 R/W DLC register 15 DLCR15 R/W	

(Continued)



Address				
CAN1	Register	Abbreviation	Access	Initial Value
007C88 _H	Data register 1			XXXXXXXX _B
to	Data register 1 (8 bytes)	DTR1	R/W	to
007C8F _H	(o bytes)			XXXXXXXX _B
007C90 _H	Data register 2			$XXXXXXXX_B$
to	(8 bytes)	DTR2	R/W	to
007C97 _H	())			XXXXXXXX _B
007C98 _H	Data register 3	DTD0	D.444	XXXXXXXXB
to 007C9F _H	(8 bytes)	DTR3	R/W	to XXXXXXX _B
007CA0 _H	Data register 4	DTD4	DAM	XXXXXXXXB
to 007CA7 _H	(8 bytes)	DTR4	R/W	to XXXXXXX _B
007CA8 _H to	Data register 5	DTR5	R/W	XXXXXXXX _B to
007CAF _H	(8 bytes)	DIKS	IV/VV	XXXXXXXX _B
007CB0 _H				XXXXXXXX _B
to	Data register 6	DTR6	R/W	to
007CB7 _H	(8 bytes)	Direc	1000	XXXXXXXX _B
007CB8 _H				XXXXXXXX
to	Data register 7	DTR7	R/W	to
007CBF _H	(8 bytes)			XXXXXXXX _B
007CC0 _H	Data sa sista s 0			XXXXXXXX _R
to	Data register 8	DTR8	R/W	to
007CC7 _H	(8 bytes)			$XXXXXXXX_B$
007CC8 _H	Data register 9			XXXXXXXX _B
to	(8 bytes)	DTR9	R/W	to
007CCF _H	(8 B)(88)			XXXXXXXX _B
007CD0 _H	Data register 10			$XXXXXXXX_B$
to	(8 bytes)	DTR10	R/W	to
007CD7 _H	(==, ==,			XXXXXXXX _B
007CD8 _H	Data register 11	DTD44	D 444	XXXXXXXX _B
to 007CDF _H	(8 bytes)	DTR11	R/W	to XXXXXXXX _B
007CE0 _H to	Data register 12	DTR12	R/W	XXXXXXXX _B to
007CE7 _H	(8 bytes)	DIKIZ	FC/VV	XXXXXXXX _B
				XXXXXXXX _B
007CE8 _H to	Data register 13	DTR13	R/W	to
007CEF _H	(8 bytes)	BIICIO	10.44	XXXXXXXX _B
007CF0 _H			+	XXXXXXXX
to	Data register 14	DTR14	R/W	to
007CF7 _H	(8 bytes)			XXXXXXXX _B
007CF8 _H	Data maritate (45		 	XXXXXXXX _B
to	Data register 15 (8 bytes)	DTR15	R/W	to
007CFF _H	(O Dytes)			XXXXXXXX _B

Document Number: 002-07872 Rev. *A



14. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	El ² OS corre-	DMA ch number	Interru	pt vector	Interrupt control register	
·	sponding	number	Number	Address	Number	Address
Reset	N	_	#08	FFFFDC _H	_	_
INT9 instruction	N	_	#09	FFFFD8 _H	_	_
Exception	N	_	#10	FFFFD4 _H	_	_
Reserved	N		#11	FFFFD0 _H	ICDOO	000000
Reserved	N	_	#12	FFFFCC _H	ICR00	0000B0 _H
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8 _H	ICD04	000001
CAN 1 TX/NS / Input Capture 7	Y1	_	#14	FFFFC4 _H	ICR01	0000B1 _H
I ² C	N	_	#15	FFFFC0 _H	ICR02	000000
Reserved	N	_	#16	FFFFBC _H	ICRU2	0000B2 _H
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H	ICDO2	000000
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 _H	ICR03	0000B3 _H
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 _H	10004	0000004
16-bit Reload Timer 3	Y1	_	#20	FFFFAC _H	ICR04	0000B4 _H
PPG 4/5	N	_	#21	FFFFA8 _H	ICR05	0000B5 _H
PPG 6/7	N	_	#22	FFFFA4 _H	ICRUS	
PPG 8/9/C/D	N	_	#23	FFFFA0 _H	ICDOC	0000B6 _H
PPG A/B/E/F	N	_	#24	FFFF9C _H	ICR06	
Timebase Timer	N	_	#25	FFFF98 _H	ICD07	0000B7 _H
External Interrupt 8 to 11	Y1	3	#26	FFFF94 _H	ICR07	
Watch Timer	N	_	#27	FFFF90 _H	ICR08	0000B8 _H
External Interrupt 12 to 15	Y1	4	#28	FFFF8C _H	ICRUO	
A/D Converter	Y1	5	#29	FFFF88 _H	ICDOO	000000
I/O Timer 0 / I/O Timer 1	N		#30	FFFF84 _H	ICR09	0000B9 _H
Input Capture 4/5	Y1	6	#31	FFFF80 _H	ICD10	000000
Output Compare 4/5	Y1	7	#32	FFFF7C _H	ICR10	0000BA _H
Input Capture 0/1	Y1	8	#33	FFFF78 _H	ICR11	0000BB _H
Output Compare 6/7	Y1	9	#34	FFFF74 _H	ICKII	ООООВЬН
Reserved	N	10	#35	FFFF70 _H	ICR12	0000BC _H
Reserved	N	11	#36	FFFF6C _H	ICKIZ	0000BC _H
UART 3 RX	Y2	12	#37	FFFF68 _H	ICR13	000000
UART 3 TX	Y1	13	#38	FFFF64 _H	IUKIS	0000BD _H
UART 2 RX	Y2	14	#39	FFFF60 _H	ICR14	000000
UART 2 TX	Y1	15	#40	FFFF5C _H	10814	0000BE _H
Flash Memory	N	_	#41	FFFF58 _H	ICR15	0000BF _H
Delayed interrupt	N	_	#42	FFFF54 _H	ICKIO	UUUUBFH

Y1 : Usable

Y2 : Usable, with El²OS stop function

N : Unusable

Document Number: 002-07872 Rev. *A



Notes:

- The peripheral resources sharing the ICR register have the same interrupt level.
- When two peripheral resources share the ICR register, only one can use El²OSat a time.
- When either of the two peripheral resources sharing the ICR register specifies El²OS, the other one cannot use interrupts.

Document Number: 002-07872 Rev. *A Page 47 of 83



15. Electrical Characteristics

15.1 Absolute Maximum Ratings


Parameter	Symbol	Rat	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	V _{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
Power supply voltage* ¹	AV _{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$
	AVRH	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	AV _{CC} ≥ AVRH* ²
Input voltage* ¹	VI	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*3
Output voltage* ¹	Vo	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*3
Maximum Clamp Current	I _{CLAMP}	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	Σ I _{CLAMP}	_	40	mA	*5
L" level maximum output current	I _{OL}	_	15	mA	*4
L" level average output current	I _{OLAV}	_	4	mA	*4
L" level maximum overall output current	Σ I _{OL}	_	100	mA	*4
L" level average overall output current	Σ I _{OLAV}	_	50	mA	*4
'H" level maximum output current	I _{OH}	_	-15	mA	*4
'H" level average output current	I _{OHAV}	_	-4	mA	*4
'H" level maximum overall output current	Σ I _{OH}	_	-100	mA	*4
'H" level average overall output current	Σ I _{OHAV}	_	-50	mA	*4
		_	240	mW	MB90F351(S), MB90F352(S) $+105$ °C < T _A \leq $+125$ °C, Normal operation : maximum frequency 16 MHz
Power consumption	P _D	_	320	mW	MB90F351(S), MB90F352(S) $-40~^{\circ}\text{C} < \text{T}_{\text{A}} \le +105~^{\circ}\text{C}$, Normal operation : maximum frequency 24 MHz
		_	320	mW	Device other than above
Operating temperature	т.	-40	+105	°C	
operating temperature	T _A	-40	+125	°C	*6
Storage temperature	T _{STG}	-55	+150	ŷ	

(Continued)

Document Number: 002-07872 Rev. *A Page 48 of 83



- *1: This parameter is based on $V_{SS} = AV_{SS} = 0 \text{ V}$
- *2: Set AV_{CC} and V_{CC} to the same voltage. Make sure that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
- *3: V_I and V_O should not exceed $V_{CC} + 0.3 \text{ V}$. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67
- *5: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56 (for evaluation device : P50 to P55), P60 to P67
 - · Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass
 through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply
 voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - · Sample recommended circuits:



 $^{*}6$: If used exceeding $T_A = +105$ °C, be sure to contact sales for reliability limitations.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07872 Rev. *A Page 49 of 83





15.2 Recommended Operating Conditions

$$(V_{SS} = AV_{SS} = 0 V)$$

Parameter	Symbol	Value		Unit	Remarks	
i didilietei	Gyilliboi	Min	Тур	Max	Oille	Remarks
		4.0	5.0	5.5	V	Under normal operation
Power supply voltage	V _{CC} , AV _{CC}	3.5	5.0	5.5	V	Under normal operation, when not using the A/D converter and not Flash programming.
	Avcc	4.5	5.0	5.5	V	When External bus is used.
		3.0	_	5.5	V	Maintains RAM data in stop mode
Smooth capacitor	C _S	0.1	_	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Bypass capacitor at the V _{CC} pin should be greater than this capacitor.
		-4 0	_	+105	°C	MB90F352(S) f _{CP} ≤ 24MHz
Operating temperature	T _A	-4 0	_	+125	°C	*, MB90F352(S) f _{CP} ≤ 16MHz, Devices with A-suffix

 * : If used exceeding $T_A = +105$ °C, be sure to contact sales for reliability limitations.





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

Document Number: 002-07872 Rev. *A Page 50 of 83



15.3 DC Characteristics

 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq$

Doromotor	Cymbal	Pin	Condition		Value		Unit	Domaska
Parameter	Symbol	PIII	Condition	Min	Тур	Max	Unit	Remarks
	V _{IHS}	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	V _{IHA}	_	-	0.8 V _{CC}	_	V _{CC} + 0.3	V	Pin inputs if AUTOMOTIVE input levels are selected
Input H voltage	V _{IHT}	_	_	2.0	_	V _{CC} + 0.3	V	Pin inputs if TTL input levels are selected
(At V _{CC} = 5 V ± 10%)	V _{IHS}	_	_	0.7 V _{CC}	_	V _{CC} + 0.3	V	P12, P15, P50 inputs if CMOS input levels are selected
	V _{IHI}	_	_	0.7 V _{CC}	_	V _{CC} + 0.3	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	V _{IHR}	_	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	RST input pin (CMOS hysteresis)
	V _{IHM}	_	_	$V_{CC} - 0.3$	_	$V_{CC} + 0.3$	V	MD input pin
	V _{ILS}	_	_	V _{SS} - 0.3	_	0.2 V _{CC}	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	V _{ILA}	_	_	V _{SS} - 0.3	_	0.5 V _{CC}	V	Pin inputs if AUTOMOTIVE input levels are selected
Input L voltage	V _{ILT}	_	_	V _{SS} - 0.3	_	0.8	V	Pin inputs if TTL input levels are selected
(At V _{CC} = 5 V ± 10%)	V _{ILS}	_	_	V _{SS} - 0.3	_	0.3 V _{CC}	V	P12, P15, P50 inputs if CMOS input levels are selected
	V _{ILI}	_		V _{SS} - 0.3	_	0.3 V _{CC}	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	V _{ILR}	_	_	V _{SS} - 0.3	_	0.2 V _{CC}	V	RST input pin (CMOS hysteresis)
	V _{ILM}	_		$V_{SS} - 0.3$		$V_{SS} + 0.3$	V	MD input pin
Output H voltage	V _{OH}	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	V _{CC} - 0.5	_	_	V	
Output H voltage	V _{OHI}	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	V _{CC} - 0.5	_	_	V	

(Continued)

Document Number: 002-07872 Rev. *A Page 51 of 83



 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$

D	Parameter Symbol Pin Condition		0		Value		11!4	Pomarks	
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
Output L voltage	V _{OL}	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_	_	0.4	V		
Output L voltage	V _{OLI}	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 3.0 \text{ mA}$	_	_	0.4	V		
Input leak current	I _{IL}	_	$V_{CC} = 5.5 \text{ V},$ $V_{SS} < V_I < V_{CC}$	- 1	_	1	μΑ		
Pull-up resistance	R _{UP}	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	_	25	50	100	kΩ		
Pull-down resistance	R _{DOWN}	MD2	_	25	50	100	kΩ	Except Flash memory devices	
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA		
	I _{CC}		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At writing FLASH memory.	_	53	65	mA	Flash memory devices	
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At erasing FLASH memory.	_	58	70	mA	Flash memory devices	
	I _{CCS}		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.	_	25	35	mA		
Power supply	I _{CTS}	V	V _{CC} = 5.0 V, Internal frequency : 2 MHz,	_	0.3	0.8	mA	Devices without "T"-suffix	
current		V _{CC}	At Main Timer mode	_	0.4	1.0	mA	Devices with "T"-suffix	
	I _{CTSPLL}		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA		
	I _{CCL}		V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation T _A = +25°C	_	70	140	μА	MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A	

(Continued)

Document Number: 002-07872 Rev. *A Page 52 of 83



 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$

D	0 b l	Pin	0		Value		11!4	D
Parameter	Symbol	PIN	Condition	Min	Тур	Max	Unit	Remarks
			V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation T _A = +25°C	_	100	200	μA	MB90F356A MB90F357A MB90356A MB90357A
			V_{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T_A = +25°C	_	100	200	μА	MB90F356AS MB90F357AS MB90356AS MB90357AS
	I _{CCL}		V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation T _A = +25°C	_	120	240	μА	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA
Power supply current		V _{CC}	V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation T _A = +25°C	_	150	300	μA	MB90F356TA MB90F357TA MB90356TA MB90357TA
			V_{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T_A = +25°C	_	150	300	μA	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
	Iccls		V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep T _A = +25°C	_	20	50	μА	MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A

(Continued)

Document Number: 002-07872 Rev. *A Page 53 of 83



 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol	FIII	Condition	Min	Тур	Max	Ullit	Remarks
			V_{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep T_A = +25°C	_	60	200	μA	MB90F356A MB90F357A MB90356A MB90357A
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C	_	60	200	μA	MB90F356AS MB90F357AS MB90356AS MB90357AS
	I _{CCLS}		V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep T _A = +25°C	_	70	150	μА	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA
Power supply current	,	V _{CC}	V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep T _A = +25°C	_	110	300	μА	MB90F356TA MB90F357TA MB90356TA MB90357TA
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C	_	110	300	μA	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
	Ісст		V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode T _A = +25°C	_	10	35	μА	MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A

(Continued)

Document Number: 002-07872 Rev. *A Page 54 of 83



 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$

D	0	Di	0			Value		11!4	Dama sulsa
Parameter	Symbol	Pin	Conditi	on	Min	Тур	Max	Unit	Remarks
			V _{CC} = 5.0 V, Internal frequency: During operating cl function, At watch mode T _A = +25°C		_	25	150	μΑ	MB90F356A MB90F357A MB90356A MB90357A
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T _A = +25°C		-	25	150	μА	MB90F356AS MB90F357AS MB90356AS MB90357AS
Power supply current	Ісст	I _{CCT} V _{CC}	V _{CC} = 5.0 V, Internal frequency: During stopping clo monitor function, At watch mode T _A = +25°C		60	140	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA	
			V_{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode T_A = +25°C				80	250	μΑ
			V _{CC} = 5.0 V, Internal CR oscillat 4 division, At watch mode T _A = +25°C	ion/	_	80	250	μА	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
Іссн			V _{CC} = 5.0 V, At Stop mode,		_	7	25	μA	Devices without "T"-suffix
	$T_A = +25^{\circ}C$				_	60	130	μA	Devices with "T"-suffix
Input capacity	C _{IN}	Other than C, AVRH, V _{CC} , \	AV _{CC} , AV _{SS} , V _{SS} ,	_	_	5	15	pF	

Document Number: 002-07872 Rev. *A Page 55 of 83



15.4 AC Characteristics

15.4.1 Clock Timing

 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$

Parameter	Cumbal	Pin		Value		Unit	Remarks
Parameter	Symbol	PIII	Min	Тур	Max	Unit	Remarks
			3	_	16	MHz	1/2 (at PLL stop) When using an oscillation circuit
			4	_	16	MHz	1 multiplied PLL When using an oscillation circuit
		X0, X1	4	_	12	MHz	2 multiplied PLL When using an oscillation circuit
		λ0, λ1	4	_	8	MHz	3 multiplied PLL When using an oscillation circuit
			4		6	MHz	4 multiplied PLL When using an oscillation circuit
	f _C		1	_	4	MHz	6 multiplied PLL When using an oscillation circuit
Clock frequency		X0	3		24	MHz	1/2 (at PLL stop), When using an external clock
			4	_	24	MHz	1 multiplied PLL When using an external clock
			4	_	12	MHz	2 multiplied PLL When using an external clock
			4	_	8	MHz	3 multiplied PLL When using an external clock
			4	_	6	MHz	4 multiplied PLL When using an external clock
			_	_	4	MHz	6 multiplied PLL When using an external clock
	fcL	X0A, X1A	_	32.768	100	kHz	
	tova	X0, X1	62.5		333	ns	When using an oscillation circuit
Clock cycle time	t _{CYL}	X0	41.67		333	ns	When using an external clock
	tcyll	X0A, X1A	10	30.5		μS	
Input clock pulse width	P_{WH}, P_{WL}	X0	10	_		ns	Duty ratio is about 30% to 70%.
	P_{WHL}, P_{WLL}	X0A	5	15.2		μS	2 aty 1 at 3 10 about 00 /0 to 7 0 /0.
Input clock rise and fall time	t _{CR} , t _{CF}	X0	_	_	5	ns	When using an external clock


(Continued)

Document Number: 002-07872 Rev. *A Page 56 of 83




 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$

Parameter	Symbol	Pin		Value		Unit	Remarks
Faranietei	Syllibol	FIII	Min	Тур	Max	Oilit	Remarks
			1.5		24	MHz	MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +105 ^{\circ}\text{C})$
Internal operating clock frequency (machine clock)	f _{CP}	_	1.5		16	IVIIIZ	MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +125 ^{\circ}C)$
			1.5		24	MHz	Device other than above, When using main clock
	f _{CPL}	_	_	8.192	50	kHz	When using sub clock
			41.67		666	ns	MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +105 ^{\circ}C)$
Internal operating clock cycle time (machine clock)	t _{CP}	_	62.5		000	113	MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +125 ^{\circ}C)$
			41.67	_	666	ns	Device other than above, When using main clock
	t _{CPL}	_	20	122.1	_	μS	When using sub clock










15.4.2 Reset Standby Input


 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CP} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CP} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CP} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CP} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CP} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CP} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CP} = 5.0 V \pm 10\%, f_{CP} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CP} = 0.0 V \pm 10\%, f_{CP} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CP} = 0.0 V \pm 10\%, f_{CP} = 0.0 V \pm 10\%, f_{CP}$

Parameter	Symbol	Pin	Value		Unit	Remarks	
Farameter	Syllibol	FIII	Min	Min Max		Remarks	
			500	_	ns	Under normal operation	
Reset input time	t _{RSTL}	RST	Oscillation time of oscillator* + 100 µs	_	μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode	
			100	_	1119	In Main timer mode and PLL timer mode	

^{*:} Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of µs to several ms. With an external clock, the oscillation time is 0 ms.



In Stop mode, Sub Clock mode, Sub Sleep mode, Watch mode:




Document Number: 002-07872 Rev. *A Page 59 of 83



15.4.3 Power On Reset

 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) }$


Parameter	Symbol	Symbol	Symbol	Pin	Condition	Va	lue	- Unit Remarks	Romarks
raiailletei	Syllibol	r III	Condition	Min	Max	Oille	ixemarks		
Power on rise time	t _R	V _{CC}		0.05	30	ms			
Power off time	t _{OFF}	V _{CC}		1	_	ms	Due to repetitive operation		



15.4.4 Clock Output Timing

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +105 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = 0.0 \, \text{V}, \, f_{CP} \le 24 \, \text{MHz})$$

Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks
Faiailletei	Syllibol	FIII	Condition	Min	Max	Oilit	itemarks
Cycle time	t	CLK		62.5	_	ns	f _{CP} = 16 MHz
Cycle time	^t CYC	OLIK	_	41.67	_	ns	f _{CP} = 24 MHz
$CLK \uparrow \to CLK \downarrow$	tauai	CLK		20		ns	$f_{CP} = 16 \text{ MHz}$
OLN → OLN ↓	CHCL	OLK	_	13	_	ns	f _{CP} = 24 MHz



Document Number: 002-07872 Rev. *A



15.4.5 Bus Timing (Read)


(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Faranietei	Syllibol	FIII	Condition	Min	Max	Oilit	Remarks
ALE pulse width	t _{LHLL}	ALE		t _{CP} /2 - 10	_	ns	
Valid address → ALE ↓ time	t _{AVLL}	ALE, A21 to A16, AD15 to AD00		t _{CP} /2 - 20		ns	
ALE ↓ → Address valid time	t _{LLAX}	ALE, AD15 to AD00		t _{CP} /2 - 15	_	ns	
Valid address $\rightarrow \overline{RD} \downarrow time$	t _{AVRL}	A21 toA16, AD15 to AD00, RD		t _{CP} — 15	_	ns	
Valid address → Valid data input	t _{AVDV}	A21 to A16, AD15 to AD00		_	5 t _{CP} /2 - 60	ns	
RD pulse width	t _{RLRH}	RD	_	(n*+3/2) t _{CP} - 20	_	ns	
RD ↓ → Valid data input	t _{RLDV}	RD, AD15 to AD00		_	(n*+3/2) t _{CP} - 50	ns	
RD ↑ → Data hold time	t _{RHDX}	RD, AD15 to AD00		0	_	ns	
RD ↑ → ALE ↑ time	t _{RHLH}	RD, ALE		t _{CP} /2 - 15	_	ns	
RD ↑ → Address valid time	t _{RHAX}	RD, A21 to A16		t _{CP} /2 - 10	_	ns	
Valid address → CLK ↑ time	t _{AVCH}	A21 to A16, AD15 to AD00, CLK		t _{CP} /2 - 16	_	ns	
RD ↓ → CLK ↑ time	t _{RLCH}	RD, CLK		t _{CP} /2 - 15	_	ns	
$ALE \downarrow \rightarrow RD \downarrow time$	t _{LLRL}	ALE, RD		t _{CP} /2 - 15	_	ns	

^{*:} n: number of ready cycles

Document Number: 002-07872 Rev. *A Page 61 of 83








15.4.6 Bus Timing (Write)

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Value	•	Unit	Remarks
i arameter	Gyillboi		Condition	Min	Max	Oilit	Remarks
Valid address \rightarrow $\overline{WR} \downarrow time$	t _{AVWL}	A21 to A16, AD15 to AD00, WR		t _{CP} -15	_	ns	
WR pulse width	t _{WLWH}	WR		(n*+3/2)t _{CP} - 20	_	ns	
Valid data output $\rightarrow \overline{WR} \uparrow$ time	t _{DVWH}	AD15 to AD00, WR		(n*+3/2)t _{CP} - 20	_	ns	
WR ↑ → Data hold time	t _{WHDX}	AD15 to AD00, WR	_	15	_	ns	
WR ↑ → Address valid time	t _{WHAX}	A21 to A16, WR		t _{CP} /2 - 10	_	ns	
WR ↑ → ALE ↑ time	t _{WHLH}	WR, ALE		t _{CP} /2 - 15	_	ns	
$\overline{WR} \downarrow \to CLK \uparrow time$	t _{WLCH}	WR, CLK		t _{CP} /2 - 15	_	ns	

*: n: Number of ready cycles



Document Number: 002-07872 Rev. *A Page 63 of 83




15.4.7 Ready Input Timing

(T_A = -40° C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks	
i arameter	Oyillboi		Condition	Min	Max	Onits	Kemarks	
RDY set-up time	t	RDY		45	_	ns	f _{CP} = 16 MHz	
ND1 set-up time	^L RYHS	RDT	_	32	_	ns	f _{CP} = 24 MHz	
RDY hold time	t _{RYHH}	RDY		0	_	ns		

Note: If the RDY set-up time is insufficient, use the auto-ready function.



Document Number: 002-07872 Rev. *A Page 64 of 83




15.4.8 Hold Timing

 $(T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10 \, \%, \, V_{SS} = 0.0 \, \text{V}, \, f_{CP} \leq 24 \, \text{MHz})$

Parameter	Symbol	Din	Pin Condition Value		Units	Remarks	
i arameter	Gyillboi		Condition	Min	Max	Oilles	Remarks
Pin floating → HAK ↓ time	t _{XHAL}	HAK		30	t _{CP}	ns	
HAK ↑ time → Pin valid time	t _{HAHV}	HAK		t _{CP}	2 t _{CP}	ns	

Note: There is more than 1 machine cycle from when HRQ pin reads in until the HAK is changed.



Document Number: 002-07872 Rev. *A Page 65 of 83



15.4.9 UART 2/3


 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) } \\ \text{(Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 10\%, f_{CC} =$

Parameter	Symbol Bin		Condition	Va	lue	Heit	Remarks
Parameter	Symbol	Pin	Condition	Min	Max	Unit	Remarks
Serial clock cycle time	t _{SCYC}	SCK2, SCK3		8 t _{CP} *	_	ns	
SCK ↓ → SOT delay time	t _{SLOV}	SCK2, SCK3, SOT2, SOT3	Internal shift clock	-80	+80	ns	
Valid SIN → SCK↑	t _{IVSH}	SCK2, SCK3, SIN2, SIN3	mode output pins are C∟ = 80 pF + 1 TTL	100	_	ns	
SCK ↑ → Valid SIN hold time	t _{SHIX}	SCK2, SCK3, SIN2, SIN3		60	_	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK2, SCK3		4 t _{CP}	_	ns	
Serial clock "L" pulse width	t _{SLSH}	SCK2, SCK3]	4 t _{CP}		ns	
SCK ↓ → SOT delay time	t _{SLOV}	SCK2, SCK3, SOT2, SOT3	External shift clock mode output pins are	_	150	ns	
Valid SIN → SCK↑	t _{IVSH}	SCK2, SCK3, SIN2, SIN3	C _L = 80 pF + 1 TTL	60	_	ns	
SCK ↑ → Valid SIN hold time	t _{SHIX}	SCK2, SCK3, SIN2, SIN3		60	_	ns	

 $^{^{\}star}$: Refer to " (1) Clock timing" rating for t_{CP} (internal operating clock cycle time).


Notes:

- AC characteristic in CLK synchronized mode.
- lacktriangledown C_L is load capacity value of pins when testing.



Document Number: 002-07872 Rev. *A Page 66 of 83






15.4.10 Trigger Input Timing

 $(\text{MB90F352(S)/MB90F351(S): T}_{A} = -40 \text{ °C to } +105 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{MB90F352(S)/MB90F351(S): T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 16 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ (\text{Device other than above: T}_{A} = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} = 100 \text{ °C to } +125 \text{ °C}, V_{CC} = 100 \text{ °C to } +125 \text$

Parameter	Symbol Pin Co		Condition	Val	lue	Unit	Remarks
i arameter	- Cyllibol	1 111	Condition	Min	Max	Oilit	Kemarks
Input pulse width	t _{TRGH} t _{TRGL}	INT8 to INT15, INT9R to INT11R, ADTG	_	5 t _{CP}	_	ns	






15.4.11 Timer Related Resource Input Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CC} = 5.0 V \pm 10\%, f$


Parameter	Symbol	Pin Condition Value		Pin Condition		Value		Unit	Remarks
raidilletei	Syllibol	FIII	Condition	Min	Max	Oilit	Remarks		
L (L 100	t _{TIWH}	TIN1, TIN3,		4.1					
Input pulse width	t _{TIWL}	IN0, IN1, IN4 to IN7	_	4 t _{CP}	_	ns			



15.4.12 Timer Related Resource Output Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V}) \\ (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{CC} = 5.0 V \pm 10\%, f_{CC} = 5.0 V \pm 10\%, f_{CC} = 5.0 V \pm 10\%, f_{CC} =$

Parameter	Symbol	Pin Condition		Value		Unit	Remarks
i arameter	Cyllibol		Condition	Min	Max		Kemarks
$CLK \uparrow \to T_OUT$ change time	t _{TO}	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	_	30	_	ns	



Document Number: 002-07872 Rev. *A Page 68 of 83




15.4.13 I²C Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$ $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$ $(Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$

Parameter	Symbol	Condition	Standar	d-mode	Fast-m	node* ⁴	Unit
raiametei	Syllibol	Condition	Min	Max	Min	Max	Offic
SCL clock frequency	f _{SCL}		0	100	0	400	kHz
Hold time for (repeated) START condition $SDA\downarrow \rightarrow SCL\downarrow$	t _{HDSTA}		4.0	_	0.6	_	μs
"L" width of the SCL clock	t _{LOW}		4.7	_	1.3	_	μs
"H" width of the SCL clock	t _{HIGH}		4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL↑→SDA↓	t _{SUSTA}	R = 1 7 kO	4.7	_	0.6	_	μs
Data hold time SCL↓→SDA↓↑	t _{HDDAT}	$R = 1.7 \text{ k}\Omega,$ $C = 50 \text{ pF*}^{1}$	0	3.45* ²	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	t _{SUDAT}		250* ⁵	_	100* ⁵	_	ns
Set-up time for STOP condition SCL↑→SDA↑	t _{SUSTO}		4.0	_	0.6	_	μs
Bus free time between STOP condition and START condition	t _{BUS}		4.7	_	1.3	_	μs

- *1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2 : The maximum t_{HDDAT} has only to be met if the device does not stretch the "L" width (t_{LOW}) of the SCL signal.
- *3 : A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4: For use at over 100 kHz, set the machine clock to at least 6 MHz.
- *5: Refer to "Note of SDA, SCL set-up time".




Document Number: 002-07872 Rev. *A Page 69 of 83



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.





15.5 A/D Converter

 $(\text{MB90F352(S)/MB90F351(S): } T_{\text{A}} = -40 \, ^{\circ}\text{C to } + 105 \, ^{\circ}\text{C}, \ 3.0 \, \text{V} \leq \text{AVRH}, \ V_{\text{CC}} = \text{AV}_{\text{CC}} = 5.0 \, \text{V} \pm 10\%, \ f_{\text{CP}} \leq 24 \, \text{MHz}, \ V_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \, \text{V})$ $(\text{MB90F352(S)/MB90F351(S): } T_{\text{A}} = -40 \, ^{\circ}\text{C to } + 125 \, ^{\circ}\text{C}, \ 3.0 \, \text{V} \leq \text{AVRH}, \ V_{\text{CC}} = \text{AV}_{\text{CC}} = 5.0 \, \text{V} \pm 10\%, \ f_{\text{CP}} \leq 16 \, \text{MHz}, \ V_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \, \text{V})$ $(\text{Device other than above: } T_{\text{A}} = -40 \, ^{\circ}\text{C to } + 125 \, ^{\circ}\text{C}, \ 3.0 \, \text{V} \leq \text{AVRH}, \ V_{\text{CC}} = \text{AV}_{\text{CC}} = 5.0 \, \text{V} \pm 10\%, \ f_{\text{CP}} \leq 24 \, \text{MHz}, \ V_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \, \text{V})$

Doromotor	Cumbal	Pin		Value		Unit	Remarks
Parameter	Symbol	PIN	Min	Тур	Max	Unit	Remarks
Resolution	_		_	_	10	bit	
Total error	_	_	_	_	±3.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential nonlinearity error	_	_	_	_	±1.9	LSB	
Zero reading voltage	V _{OT}	AN0 to AN14	AV _{SS} – 1.5 LSB	AV _{SS} + 0.5 LSB	AV _{SS} + 2.5 LSB	V	
Full scale reading voltage	V _{FST}	AN0 to AN14	AVRH — 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V	
Compare time			1.0		16,500	μS	$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$
Compare time		_	2.0	_	10,500	μδ	$4.0 \text{ V} \le \text{AV}_{CC} < 4.5 \text{ V}$
Sampling time			0.5		¥	μS	$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$
Sampling time		_	1.2	_	+	μ5	$4.0 \text{ V} \le \text{AV}_{CC} < 4.5 \text{ V}$
Analog port input current	I _{AIN}	AN0 to AN14	-0.3	_	+0.3	μА	
Analog input voltage range	V _{AIN}	AN0 to AN14	AV _{SS}	_	AVRH	V	
Reference voltage range	_	AVRH	AV _{SS} + 2.7	_	AV _{CC}	V	
Power supply	I _A	AV _{CC}	_	3.5	7.5	mA	
current	I _{AH}	AV _{CC}	_	_	5	μA	*
Reference voltage supply	I _R	AVRH	_	600	900	μΑ	
current	I _{RH}	AVRH	_	_	5	μΑ	*
Offset between input channels	_	AN0 to AN14	_	_	4	LSB	

^{*:} If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$).

Document Number: 002-07872 Rev. *A Page 71 of 83




Notes on A/D Converter Section

■ About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting

A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.




Document Number: 002-07872 Rev. *A Page 72 of 83




■ Flash memory device

· Relation between External impedance and minimum sampling time

(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357TA(S), MB90F357TA







■ MASK ROM device

· Relation between External impedance and minimum sampling time

(MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S), MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S))





■ About the error

Values of relative errors grow larger, as $|AVRH - AV_{SS}|$ becomes smaller.

Document Number: 002-07872 Rev. *A Page 73 of 83



15.6 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.


Non linearity error : Deviation between a line across zero-transition line ("00 0000 0000" ← → "00 0000 0001") and full-scale

transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics.

Differential linearity error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error Difference between an actual value and a theoretical value. A total error includes zero transition error,

full-scale transition error, and linear error.



Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}}$$
 [LSB]

1 LSB = (Ideal value)
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

N: A/D converter digital output value

 V_{OT} (Ideal value) = $AV_{SS} + 0.5$ LSB [V]


 V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transits from (N - 1) to N.

(Continued)







Document Number: 002-07872 Rev. *A



15.7 Flash Memory Program/Erase Characteristics

Flash Memory

Parameter	Conditions		Value		Unit	Remarks
raiailletei	Conditions	Min	Тур	Max	Oilit	Remarks
Sector erase time		_	1	15	s	Excludes programming prior to erasure
Chip erase time	$T_A = +25 ^{\circ}\text{C}$ $V_{CC} = 5.0 ^{\circ}\text{V}$	_	9	_	s	Excludes programming prior to erasure
Word (16-bit width) programming time		_	16	3,600	μs	Except for the overhead time of the system level
Program/Erase cycle	_	10,000	_	_	cycle	
Flash Memory Data Retention Time	Average T _A = +85 °C	20	_	_	year	*

^{*:} This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

Dual Operation Flash Memory

Parameter	Conditions	Conditions		Unit	Remarks	
raiailletei	Conditions	Min	Тур	Max	Oilit	Kemarks
Sector erase time (4 Kbytes sector)		_	0.2	0.5	s	Excludes programming prior to erasure
Sector erase time (16 Kbytes sector)	T _A = +25 °C V _{CC} = 5.0 V	_	0.5	7.5	S	Excludes programming prior to erasure
Chip erase time	$V_{CC} = 5.0 \text{ V}$	_	4.6	_	s	Excludes programming prior to erasure
Word (16-bit width) programming time		_	64	3,600	μs	Except for the overhead time of the system level
Program/Erase cycle	_	10,000	_	_	cycle	
Flash Memory Data Retention Time	Average T _A = +85 °C	20	_	_	year	*

^{* :} This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

Document Number: 002-07872 Rev. *A Page 76 of 83



16. Ordering Information

Part number	Package	Remarks			
MB90F351PMC		Flash memory products			
MB90F351SPMC	64-pin plastic LQFP FPT-64P-M23	(64 Kbytes)			
MB90F352PMC	12mm, 0.65mm pitch	Flash memory products			
MB90F352SPMC	, '	(128 Kbytes)			
MB90F351APMC					
MB90F351ASPMC					
MB90F351TAPMC					
MB90F351TASPMC	64-pin plastic LQFP FPT-64P-M23	Dual operation Flash memory products			
MB90F356APMC	12mm, 0.65mm pitch	(64 Kbytes)			
MB90F356ASPMC	,	, ,			
MB90F356TAPMC					
MB90F356TASPMC					
MB90F352APMC					
MB90F352ASPMC					
MB90F352TAPMC	64-pin plastic LQFP FPT-64P-M23 12mm, 0.65mm pitch				
MB90F352TASPMC		Dual operation Flash memory products			
MB90F357APMC		(128 Kbytes)			
MB90F357ASPMC		. , ,			
MB90F357TAPMC					
MB90F357TASPMC					
MB90351APMC					
MB90351ASPMC					
MB90351TAPMC					
MB90351TASPMC	64-pin plastic LQFP FPT-64P-M23	MASK ROM products			
MB90356APMC	12mm, 0.65mm pitch	(64 Kbytes)			
MB90356ASPMC	•				
MB90356TAPMC					
MB90356TASPMC					
MB90352APMC					
MB90352ASPMC					
MB90352TAPMC					
MB90352TASPMC	64-pin plastic LQFP	MASK ROM products			
MB90357APMC	FPT-64P-M23 12mm, 0.65mm pitch	(128 Kbytes)			
MB90357ASPMC					
MB90357TAPMC					
MB90357TASPMC					

(Continued)

Document Number: 002-07872 Rev. *A Page 77 of 83




Part number	Package	Remarks			
MB90F351APMC1					
MB90F351ASPMC1					
MB90F351TAPMC1					
MB90F351TASPMC1	64-pin plastic LQFP FPT-64P-M24	Dual operation			
MB90F356APMC1	10 mm , 0.50 mm pitch	Flash memory products* (64 Kbytes)			
MB90F356ASPMC1	, , , , , , , , , , , , , , , , , , , ,	(
MB90F356TAPMC1					
MB90F356TASPMC1					
MB90F352APMC1					
MB90F352ASPMC1					
MB90F352TAPMC1					
MB90F352TASPMC1	64-pin plastic LQFP FPT-64P-M24 10 mm , 0.50 mm pitch	Dual operation Flash memory products*			
MB90F357APMC1		(128 Kbytes)			
MB90F357ASPMC1	, , , , , , , , , , , , , , , , , , , ,	(
MB90F357TAPMC1					
MB90F357TASPMC1					
MB90351APMC1					
MB90351ASPMC1					
MB90351TAPMC1					
MB90351TASPMC1	64-pin plastic LQFP FPT-64P-M24	MASK ROM products* (64 Kbytes)			
MB90356APMC1	10 mm , 0.50 mm pitch				
MB90356ASPMC1	,				
MB90356TAPMC1					
MB90356TASPMC1					
MB90352APMC1					
MB90352ASPMC1					
MB90352TAPMC1					
MB90352TASPMC1	64-pin plastic LQFP FPT-64P-M24	MASK ROM products*			
MB90357APMC1	10 mm , 0.50 mm pitch	(128 Kbytes)			
MB90357ASPMC1	, ,				
MB90357TAPMC1					
MB90357TASPMC1					
MB90V340A-101					
MB90V340A-102	299-pin ceramic PGA	Device for evaluation			
	PGA-299C-A01	Device for evaluation			
MB90V340A-104					


^{*:} These devices are under development.

Document Number: 002-07872 Rev. *A Page 78 of 83




17. Package Dimensions






(Continued)









18. Major Changes

Spansion Publication Number: DS07-13737-6E

Page	Section	Change Results
_	_	Deleted the following package. FPT-64P-M09
13	5. Packages and Product Correspondence	Changed the correspondence package for MB90F351, MB90F351S, MB90F352 and MB90F352S. FPT-64P-M09 → FPT-64P-M23
26	9. Handling Devices	Corrected a typo in number 10. "is used"→ "is not used"
64	15. Electrical Characteristics 15.4. AC Characteristics 15.4.4. Clock Output Timing	Changed the Minimum value of cycle time. 41.76 → 41.67
75	15.5. A/D Converter	Changed the notation of "Zero reading voltage" and "Full scale reading voltage".
81	16. Ordering Information	Changed the part numbers and the package. MB90F351PFM → MB90F351PMC MB90F351SPFM → MB90F351SPMC MB90F352PFM → MB90F352PMC MB90F352SPFM → MB90F352SPMC FPT-64P-M09 → FPT-64P-M23

NOTE: Please see "Document History" about later revised information.

Document Number: 002-07872 Rev. *A Page 81 of 83



Document History

Document Title: MB90350 Series F ² MC-16LX 16-bit Microcontroller Document Number: 002-07872					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	_	AKFU	09/29/2003	Migrated to Cypress and assigned document number 002-07872. No change to document contents or format.	
*A	5755299	AKFU	05/31/2017	Updated to Cypress format.	

Document Number: 002-07872 Rev. *A Page 82 of 83



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

cypress.com/arm

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memorycypress.com/memoryMicrocontrollerscypress.com/mcuPSoCcypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2003-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.