ABSOLUTE MAXIMUM RATINGS

VDD, SCLK, DIN, CS, LDAC, OUT_ to GND0.3V to 6V	operat
REF to GND0.3V to (V _{DD} + 0.3V)	
Maximum Current (any pin)±50mA	MAX5
Continuous Power Dissipation (T _A = +70°C)	Storage
Plastic DIP (derate 9.09mW/°C above +70°C)727mW	Lead To
μMAX (derate 4.10mW/°C above +70°C)330mW	1

Operating Temperature Ranges	
MAX5AC_ A	0°C to +70°C
MAX5AE_ A	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C
•	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE							
Resolution	N			8			Bits
Differential Nonlinearity	DNL	Guaranteed	MAX5AEUA (Note 1)			±0.9	LSB
Differential Northinearity	DIVL	monotonic	All others			±0.9	LJD
Total Unadjusted Error	TUF		MAX5AEUA (Note 1)			±1	LSB
Total orladjusted Error	TOL		All others			±1	LJD
Zero-Code Error	ZCE					±1	LSB
Full-Scale Error	FSE					±1	LSB
REFERENCE INPUT							
Reference Input	V _{REF}	MAX549A/MAX	550A for specified	2.5		V _{DD}	V
Voltage Range	VREF	performance		2.5		עט י	V
Reference Input Resistance	R _{REF}	MAX549A			16.7		kΩ
DAC Code = 55 Hex (Note 2)	INKEF	MAX550A			33.3		1/22
	I _{REF}	MAX549A	$V_{DD} = V_{REF} = 5.5V$		330	550	
Reference Input Current		MAXS47A	$V_{DD} = V_{REF} = 2.5V$		150	250	μΑ
DAC Code = 55 Hex (Note 3)		MAX550A	$V_{DD} = V_{REF} = 5.5V$		165	275	μΛ
		IVIAXSSOA	$V_{DD} = V_{REF} = 2.5V$		75	125	
DAC OUTPUT			·				
DAC Output Voltage Swing		MAX548A		0		V_{DD}	V
DAC Output voltage Swing		MAX549A/MAX	550A	0		Vref	V
DAC Output Resistance	Rout				33.3		kΩ
DAC Output Resistance	∆R _{OUT} /	MAX548A/MAX	5.101		±0.2		%
Matching	Rout	IVIAAS40A/IVIAA	347/		±0.∠		70
DIGITAL INPUTS							
Input High Voltage	VIH			0.7V _{DD}			V
Input Low Voltage	VIL					0.3V _{DD}	V
Input Current	liN	VIN = 0V or VDI)			±1	μΑ
Input Capacitance (Note 4)	CIN					10	рF

ELECTRICAL CHARACTERISTICS (continued)

(VDD = +2.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE							•
Digital Feedthrough and Crosstalk		CS = high, all digital ir	nputs from 0V to V _{DD}		50		nV-sec
Voltage-Output Settling Time		To $\pm 1/2$ LSB, C _L = 20p	F		4		μs
Voltage-Output Slew Rate		C _L = 20pF	V _{DD} = 2.5V		1.4		V/µs
Voltage-Output Siew Rate		CL = 20pr	$V_{DD} = 5.5V$		3.1		γ/μs
Wake-Up Time at Power-Up		C _L = 20pF	•		4		μs
POWER SUPPLIES	•			•			•
Supply Voltage Range	V _{DD}	Outputs unloaded, all	inputs = GND or V _{DD}	2.5		5.5	V
Supply Current (MAX548A)	IDD	Outputs unloaded, all inputs = GND or	V _{DD} = 5.5V		330	550	
Supply Current (MAX340A)	טטי	V _{DD} (Note 5)	$V_{DD} = 2.5V$		150	250	HΑ
Supply Current (MAX549A/MAX550A)	I _{DD}	Outputs unloaded, all VDD = 5.5V		0.3	10	μΑ	
Shutdown Current		Shutdown mode			0.3		μA

TIMING CHARACTERISTICS

 $(V_{DD} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Digital inputs switching from 0V to V_{DD} .) (Figure 3) (Note 4)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Pulse Width High	tch		40			ns
SCLK Pulse Width Low	tcL		40			ns
DIN to SCLK High Setup	t _{DS}		30			ns
DIN to SCLK High Hold	tou	V _{DD} = 2.5V	0			ns
DIN 10 SCEN HIGH HOID	tDH	V _{DD} = 5.5V	10			1115
CS Low to SCLK High Setup	t _{CSS0}		30			ns
CS High to SCLK High Setup	t _{CSS1}		30			ns
SCLK High to CS Low Hold	tCSH0		10			ns
Delay, SCLK High to $\overline{\text{CS}}$ High	toour	V _{DD} = 2.5V	10			ns
Delay, SCLK High to CS High	tCSH1	V _{DD} = 5.5V	20			1115
CS Pulse Width High	tcsw		40			ns
SCLK Period	tcp		80			ns
LDAC Pulse Width Low	tDAC	MAX548A/MAX550A only	50			ns
CS High to LDAC Low	tcsld	MAX548A/MAX550A only	50			ns
V _{DD} High to CS Low			5			μs

- Note 1: Cold temperature specifications (to -40°C) guaranteed by design using six sigma design limits.
- Note 2: Worst-case input resistance at REF occurs at DAC code 55 hex.
- Note 3: Worst-case reference input current occurs at DAC code 55 hex.
- **Note 4:** Guaranteed by design. Not production tested.
- Note 5: I_{DD} measured with DACs loaded with worst-case DAC code 55 hex.




Typical Operating Characteristics


 $(V_{DD} = V_{REF} = 2.5V, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$




MAX549A/MAX550A REFERENCE SMALL-SIGNAL FREQUENCY RESPONSE




DIGITAL FEEDTHROUGH




SHUTDOWN CURRENT vs. TEMPERATURE



MAX549A/MAX550A REFERENCE AC FEEDTHROUGH



SETTLING TIME (FALLING)




MIXIN

Typical Operating Characteristics (continued)

 $(V_{DD} = V_{REF} = 2.5V, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$

5µs/div



Pin Description

	PIN		NAME	FUNCTION
MAX548A	MAX549A	MAX550A	INAIVIE	FUNCTION
1	1	1	GND	Ground
2	2	_	OUTA	DAC A Output Voltage
_	_	2	OUT	DAC Output Voltage
3	3	3	CS	Chip-Select Input. A logic low on $\overline{\text{CS}}$ enables serial data to be clocked into the input shift register. Programming commands are executed at $\overline{\text{CS}}$'s rising edge.
4	4	4	DIN	Serial-Data Input. Data is clocked into the 16-bit input shift register on SCLK's rising edge.
5	5	5	SCLK	Serial-Clock Input. Data is clocked in on SCLK's rising edge.
6	_	6	LDAC	Load DAC Input. After $\overline{\text{CS}}$ goes high and if programmed by the control word, a falling edge on $\overline{\text{LDAC}}$ updates the DAC latch(es). Connect $\overline{\text{LDAC}}$ to V_{DD} if unused.
7	6	_	OUTB	DAC B Output Voltage
_	7	7	REF	External Reference Voltage Input for DAC(s)
8	8	8	V_{DD}	Positive Power Supply (+2.5V to +5.5V)

_Detailed Description

Analog Section

The MAX548A/MAX549A/MAX550A are 8-Dit, voltage-output digital-to-analog converters (DACs). The MAX548A/MAX549A are dual DACs, and the MAX550A is a single DAC. Each DAC consists of an R-2R ladder network that converts 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage (Figure 1).

The DACs feature double-buffered inputs and unbuffered outputs. The MAX549A/MAX550A require an external reference. The MAX548A's reference inputs are internally connected to V_{DD}. The power-supply range is from +2.5V to +5.5V.

Reference Input

The voltage applied at REF (VDD for the MAX548A) sets the full-scale output for all the DACs and may range from +2.5V to VDD. The REF input resistance is code dependent, with the lowest value occurring with code 01010101 (55 hex). To minimize INL errors, the reference voltage source should have less than 3Ω output impedance.

DAC Output

The MAX548A/MAX549A/MAX550A contain DACs with unbuffered outputs; each output connects directly to an R-2R ladder. Typical output impedance is 33.3k Ω . This configuration minimizes power consumption and reduces offset errors. For highest accuracy, apply high resistive loads (1M Ω and up). Lower resistive loads can be driven, but output loading increases full-scale error.

The magnitude of the expected error is the ratio of the DAC output resistance to the DC load resistance at the output.

Typically, an energy pulse is coupled into the DAC output on CS's rising edge. Since each DAC output is unbuffered, connecting a small capacitor (200pF to 1000pF) from the output to ground creates a lowpass filter that effectively suppresses the pulse for sensitive applications (see *Typical Operating Characteristics*).

Shutdown Mode

When the MAX548A/MAX549A/MAX550A are in shutdown mode, the R-2R ladder disconnects from the reference source. The MAX549A/MAX550A supply current does not change, but the REF input current decreases to less than 1 μ A. This allows the externally applied system reference to remain active with minimal power consumption. The MAX548A supply current also decreases to less than 1 μ A in shutdown mode. When the MAX548A/MAX549A/MAX550A exit shutdown mode, recovery time is equivalent to the DAC's settling time.

Serial Interface

The serial interface is SPI/QSPI and Microwire compatible. An active-low chip select $\overline{(CS)}$ enables the input shift register to receive data from the serial input (DIN). Data is clocked into the shift register on the rising edge of the serial-clock signal (SCLK). The clock frequency can be as high as 10MHz.

Transmit data MSB first in one 16-bit word or two 8-bit bytes. The write cycle can be segmented to allow two 8-bit-wide transfers when CS remains low. After all 16 bits are clocked into the input shift register, a rising




Figure 1. DAC Simplified Circuit Diagram

edge on $\overline{\text{CS}}$ programs the DAC. The input registers can be loaded independently or simultaneously without updating the DAC registers. This allows both DAC registers to be updated simultaneously with different digital values. The DAC outputs reflect the data stored in the DAC registers. LDAC can be used to asynchronously update the DAC registers independently of $\overline{\text{CS}}$ (MAX548A/MAX550A). With C1 set high, setting C0 in the control word forces the DAC register(s) to be updated on $\overline{\text{LDAC}}$'s falling edge, rather than $\overline{\text{CS}}$'s rising edge (Table 1).

Initialization

The MAX548A/MAX549A/MAX550A have an internal power-on reset. At power-up, all internal registers are reset to zero; therefore, an initialization write sequence is not necessary.

Serial-Input Data Format and Control Codes

The control byte determines which input registers/DAC registers are updated (Table 1). The DAC input registers are updated on the rising edge of \overline{CS} . The DAC registers can be updated on \overline{CS} 's rising edge or on \overline{LDAC} 's falling edge after \overline{CS} goes high. Bit C0 of the control byte determines how the DAC registers are updated for the MAX548A/MAX550A. The MAX549A has no \overline{LDAC} pin; the DAC registers are always updated on \overline{CS} 's rising edge (C0 in the control byte has no effect).

Tables 2, 3, and 4 list the serial-input command format for the MAX548A, MAX549A, and MAX550A, respectively. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The control byte is not decoded internally. Every control bit performs one

Table 1. Control-Byte/Input-Word Bit Definitions

	BIT NAME	STATE	OPERATION							
	UB1*	Х	Unassigned Bit 1							
	UB2	Х	Unassigned Bit 2							
	UB3	Х	Unassigned Bit 3							
	C2	0	Power-Up Mode							
	C2	1	Power-Down Mode							
	C1	0	DAC Register Load Operation Disabled							
CONTROL BYTE	C1	1	DAC Register Load Operation Enabled							
	C0	0	DAC Register Updated on CS's Rising Edge							
	C0	1	DAC Register Updated on LDAC's Falling Edge (MAX549A = Don't Care)							
	A1	0	Do Not Address DAC B (MAX550A = Don't Care)							
	A1	1	Address DAC B (MAX550A = Don't Care)							
	A0	0	Do Not Address DAC A							
	A0	1	Address DAC A							
	D7	_	DAC Data Bit 7 (MSB)							
	D6	_	DAC Data Bit 6							
	D5	_	DAC Data Bit 5							
DATA	D4	_	DAC Data Bit 4							
BYTE	D3	_	DAC Data Bit 3							
	D2	_	DAC Data Bit 2							
	D1	_	DAC Data Bit 1							
	D0**		DAC Data Bit 0 (LSB)							

X = Don't care *Clocked in first **Clocked in last



function. Data is clocked in starting with unassigned bit 1 (UB1), followed by the remaining control bits and the DAC data byte. The data byte's LSB (D0) is the last bit clocked into the input register (Figure 2).

Table 5 is an example of a 16-bit input word that performs the following functions:

- Loads 80 hex (128 decimal) into the DAC input register (DAC A for the MAX548A/MAX549A)
- Updates the DAC register(s) on \overline{CS} 's rising edge.

Table 6 shows how to calculate the output voltage based on the input code. Figure 3 gives detailed timing information.




Figure 2. Serial-Interface Timing Diagram




Figure 3. Detailed Serial-Interface Timing Diagram

8 ______ **NIXI/N**

Table 2. MAX548A Serial-Interface Programming Commands

		CON	TROL	BYTE	<u> </u>			DATA BYTE	1040	COMMAND				
		Loa	aded F	First				Loaded Last	LDAC	(Commands executed on CS's rising edge)				
UB1	UB2	UB3	C2	C1	C0	A1	A0	D7D0	Pin 6	(commands excedited on ce a name eage)				
UNA	SSIGNE	D COM	IMAN	DS										
Χ	Χ	Х	0	0	Х	0	0	XXXXXXX	X	Unassigned command				
X	Х	Х	1	Х	X	0	0	XXXXXXX	X	Unassigned operation				
COM	MANDS	LOAD	ING II	NPUT	REGI	STEF	R(S) O	NLY						
Χ	Х	Х	0	0	Х	0	1	8-Bit DAC Data	X	Load DAC A input register. DAC B input register and both DAC registers unchanged.				
Х	Х	Х	0	0	Х	1	0	8-Bit DAC Data	Х	Load DAC B input register. DAC A input register and both DAC registers unchanged.				
Х	Х	Х	0	0	Х	1	1	8-Bit DAC Data	Х	Load both DAC input registers. Both DAC registers unchanged.				
COM	MANDS	UPDA	TING	DAC	REGI	STER	(S)		'					
Х	Х	Х	0	1	0	0	0	XXXXXXX	Х	Update both DAC registers with current contents of their input registers. Both input registers unchanged.				
Х	Х	Х	0	1	0	0	1	8-Bit DAC Data	Х	Load DAC A input register and update both DAC registers. DAC B input register unchanged.				
Х	Х	Х	0	1	0	1	0	8-Bit DAC Data	Х	Load DAC B input register and update both DAC registers. DAC A input register unchanged.				
Х	Х	Х	0	1	0	1	1	8-Bit DAC Data	Х	Load both DAC input registers and update both DAC registers.				
Х	Х	Х	0	1	1	0	0	XXXXXXXX	0	Update both DAC registers with current contents of their input registers. Both input registers unchanged.				
Х	Х	Х	0	1	1	0	1	8-Bit DAC Data	0	Load DAC A input register and update both DAC registers. DAC B input register unchanged.				
Х	Х	Х	0	1	1	1	0	8-Bit DAC Data	0	Load DAC B input register and update both DAC registers. DAC A input register unchanged.				
Х	Х	Х	0	1	1	1	1	8-Bit DAC Data	0	Load both DAC input registers and update both DAC registers.				
COM	MANDS	UTILIZ	ZING	THE A	SYNO	CHRO	NOUS	S LOAD FUNCTIO	N					
Х	Х	Х	0	1	1	0	0	xxxxxxx	1	After CS's rising edge and on LDAC's falling edge, update both DAC registers with current contents of their input registers. Both input registers unchanged.				
Х	Х	Х	0	1	1	0	1	8-Bit DAC Data	1	Load DAC A input register. After CS's rising edge and on LDAC's falling edge, update both DAC registers.				
Х	Х	Х	0	1	1	1	0	8-Bit DAC Data	1	Load DAC B input register. After CS's rising edge and on LDAC's falling edge, update both DAC registers.				
X	Х	Х	0	1	1	1	1	8-Bit DAC Data	1	Load both DAC input registers. After $\overline{\text{CS}}$'s rising edge and on $\overline{\text{LDAC}}$'s falling edge, update both DAC registers.				

Table 2. MAX548A Serial-Interface Programming Commands (continued) COMMANDS FOR POWERING DOWN

CONTROL BYTE Loaded First								DATA BYTE	1046	221				
		Loa	aded I	First				Loaded Last	LDAC	COMMAND (Commands executed on CS's rising edge)				
UB1	UB2	UB3	C2	C1	CO	A1	A0	D7D0	D7D0 Pin 6 `					
СОМІ	MANDS	POWE	RING	DOW	N ANI	LOA	DING	INPUT REGISTE	NPUT REGISTER(S) ONLY					
Χ	Х	Х	1	0	Х	0	1	8-Bit DAC Data	Х	Load DAC A input register and power down DAC A. DAC B registers unchanged.				
Χ	Х	Х	1	0	Х	1	0	8-Bit DAC Data	Х	Load DAC B input register and power down DAC B. DAC A registers unchanged.				
Χ	Х	Х	1	0	Х	1	1	8-Bit DAC Data	Х	Load both DAC input registers and power down both DACs. Both DAC registers unchanged				
СОМІ	MANDS	POWE	RING	DOW	N ANI	D UPE	DATIN	G DAC REGISTE	R(S)					
Х	Х	Х	1	1	0	0	1	8-Bit DAC Data	Х	Load DAC A input register, power down DAC A, and update both DAC registers. DAC B input register unchanged.				
Х	Х	Х	1	1	0	1	0	8-Bit DAC Data	Х	Load DAC B input register, power down DAC B, and update both DAC registers. DAC A input register unchanged.				
Χ	Х	Х	1	1	0	1	1	8-Bit DAC Data	Х	Load both DAC input registers, power down both DACs, and update both DAC registers.				
Х	Х	Х	1	1	1	0	1	8-Bit DAC Data	0	Load DAC A input register, power down DAC A, and update both DAC registers. DAC B input register unchanged.				
Χ	Х	Х	1	1	1	1	0	8-Bit DAC Data	0	Load DAC B input register, power down DAC B, and update both DAC registers. DAC A input register unchanged.				
Х	Х	Х	1	1	1	1	1	8-Bit DAC Data	0	Load both DAC input registers and power down both DACs. Update both DAC registers.				
СОМІ	MANDS	POWE	RING	DOW	N ANI	D UTI	LIZIN	THE ASYNCHR	ONOUS L	OAD FUNCTION				
Х	X	X	1	1	1	0	1	8-Bit DAC Data	1	Load DAC A input register and power down DAC A. While powered down, on LDAC's falling edge, update both DAC registers. DAC B input register unchanged.				
Х	Х	Х	1	1	1	1	0	8-Bit DAC Data	1	Load DAC B input register and power down DAC B. While powered down, on LDAC's falling edge, update both DAC registers. DAC A input register unchanged.				
X	Х	Х	1	1	1	1	1	8-Bit DAC Data	1	Load both DAC input registers and power down both DACs. While powered down, on LDAC's falling edge, update both DAC registers.				

X = Don't care

Table 3. MAX549A Serial-Interface Programming Commands

		CON	TROL BYTE DATA BYTE					DATA BYTE	COMMAND				
		Loa	aded F	First				Loaded Last	(Commands executed on CS's rising edge)				
UB1	UB2	UB3	C2	C1	C0	A1	A0	D7D0					
UNA	SSIGNE	D COM	MAN	D	•								
Χ	Х	Х	Х	0	Х	0	0	XXXXXXXX	Unassigned command				
COM	IMANDS	LOAD	ING II	NPUT	REG	STEF	(S) O	NLY					
Χ	Х	Х	0	0	Χ	0	1	8-Bit DAC Data	Load DAC A input register. DAC registers unchanged.				
Χ	Х	Х	0	0	Χ	1	0	8-Bit DAC Data	Load DAC B input register. DAC registers unchanged.				
Χ	Х	Х	0	0	Х	1	1	8-Bit DAC Data	Load both DAC input registers. DAC registers unchanged.				
COM	MANDS	UPDA	TING	DAC	REGI	STER	(S)						
Χ	Х	Х	Х	1	Х	0	0	XXXXXXX	Update both DAC registers with current contents of their input registers. Both input registers unchanged.				
Χ	Х	Х	0	1	Х	0	1	8-Bit DAC Data	Load DAC A input register and update both DAC registers. DAC B input register unchanged.				
Χ	Х	Х	0	1	Х	1	0	8-Bit DAC Data	Load DAC B input register and update both DAC registers. DAC A input register unchanged.				
Х	Х	Х	0	1	Х	1	1	8-Bit DAC Data	Load both DAC input registers and update both DAC registers.				
COM	IMANDS	POWE	RING	DOV	VN AN	ID LO	ADIN	G INPUT REGISTE	R(S) ONLY				
Х	Х	Х	1	0	Х	0	1	8-Bit DAC Data	Load DAC A input register and power down DAC A. DAC B input register and both DAC registers unchanged.				
Χ	Х	Х	1	0	Х	1	0	8-Bit DAC Data	Load DAC B input register and power down DAC B. DAC A input register and both DAC registers unchanged.				
Χ	Х	Х	1	0	Х	1	1	8-Bit DAC Data	Load both DAC input registers and power down both DACs. Both DAC registers unchanged.				
COM	MANDS	POWE	RING	DOV	VN AN	ID UP	DATII	NG DAC REGISTER	R(S)				
Χ	Х	Х	1	1	Х	0	1	8-Bit DAC Data	Load DAC A input register, power down DAC A, and update both DAC registers. DAC B input register unchanged.				
Х	Х	Х	1	1	Х	1	0	8-Bit DAC Data	Load DAC B input register, power down DAC B, and update both DAC registers. DAC A input register unchanged.				
Χ	Х	Х	1	1	Х	1	1	8-Bit DAC Data	Load both DAC input registers, power down both DACs, and update both DAC registers.				

X = Don't care

Table 4. MAX550A Serial-Interface Programming Commands

		CON	TROL	BYTE				DATA BYTE		
			aded F					Loaded Last	LDAC	COMMAND
UB1	UB2	UB3	C2	C1	C0	A1	AO	D7D0	Pin 6	(Commands executed on CS's rising edge)
UNA	SSIGNE	D COM	MAN	DS				I	ı	L
Χ	Х	Х	0	0	Х	Х	0	XXXXXXXX	Х	Unassigned command
Χ	Х	Х	1	Χ	Х	Х	0	XXXXXXXX	Х	Unassigned operation
CON	MANDS	SLOAD	ING II	NPUT	REG	STER	ONL	Y		
Χ	Х	Х	0	0	Х	Х	1	8-Bit DAC Data	Х	Load DAC input register. DAC register unchanged.
CON	MANDS	SLOAD	ING D	AC R	EGIS	TER	•			
Χ	Х	Х	0	1	0	Х	0	XXXXXXXX	Х	Update DAC register with current contents of input register. Input register unchanged.
Χ	Х	Х	0	1	0	Х	1	8-Bit DAC Data	Х	Load DAC input register and update DAC register.
Χ	Х	Х	0	1	1	Х	0	XXXXXXXX	0	Update DAC register with current contents of input register. Input register unchanged.
Χ	Х	Х	0	1	1	Х	1	8-Bit DAC Data	0	Load DAC input register and update DAC register.
CON	MANDS	SUTILIZ	ZING	THE A	SYN	CHRO	NOUS	S LOAD FUNCTIO	N	
Х	X	Х	0	1	1	Х	0	XXXXXXX	1	After CS's rising edge and on LDAC's falling edge, update DAC register with current contents of input register. Input register unchanged.
Х	Х	Х	0	1	1	Х	1	8-Bit DAC Data	1	Load DAC input register. After $\overline{\text{CS}}$'s rising edge and on LDAC's falling edge, update DAC register.
CON	MAND	POWER	RING	DOWI	N AND	LOA	DING	INPUT REGISTER	RONLY	
Χ	X	Х	1	0	Χ	Х	1	8-Bit DAC Data	X	Load DAC input register and power down DAC.
CON	MANDS	POWE	RING	DOV	VN AN	ID UP	DATII	NG DAC REGISTE	R	
Χ	Х	Х	1	1	0	Х	1	8-Bit DAC Data	Х	Load DAC input register, power down DAC, and update DAC register.
Х	Х	Х	1	1	1	Х	1	8-Bit DAC Data	0	Load DAC input register, power down DAC, and update DAC register.
CON	MAND	POWER	RING	DOWI	N AND	UTIL	IZING	THE ASYNCHRO	NOUS L	OAD FUNCTION
Χ	Х	Х	1	1	1	Х	1	8-Bit DAC Data	1	Load DAC input register and power down DAC. While powered down, on LDAC's falling edge, update DAC register.

X = Don't care

Table 5. Example Input Word

		•	•												
	CONTROL BYTE										DATA	BYTE			
Loaded First														Loaded	Last
UB1	UB2	UB3	C2	C1	C0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	0	1	0	0	1	1	0	0	0	0	0	0	0

X = Don't care

12 ______ **/\|/\|X\|/\|**

Microprocessor Interfacing

The MAX548A/MAX549A/MAX550A serial interface is SPI/QSPI and Microwire compatible. For SPI/QSPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the clock idle state to zero, and CPHA = 0 changes data at SCLK's falling edge. This is the Microwire default condition. If a serial port is not available on your microprocessor, three bits of a parallel port can be used to emulate a serial port by bit manipulation. Operate the serial clock only when necessary, to minimize digital feedthrough at the DAC registers.

_Applications Information

Power-Supply and Ground Considerations

Connect GND to the highest quality ground available. Bypass V_{DD} with a $0.1\mu F$ to $0.22\mu F$ capacitor to GND. The reference input can be used without bypassing. However, for optimum line/load-transient response and noise performance, bypass the reference input with a $0.1\mu F$ to $4.7\mu F$ capacitor to GND.

Careful PC board layout minimizes crosstalk in DAC registers, the reference, and the digital inputs. Separate analog traces by running ground traces between them. Make sure that high-frequency digital lines are not routed parallel to analog lines.

AC Considerations Digital Feedthrough

High-speed data at any of the digital input pins can couple through a DAC's internal stray package capacitance and cause noise (digital feedthrough) at the DAC output, even though LDAC and/or CS are held high (see *Typical Operating Characteristics*). Test digital feedthrough by holding LDAC and/or CS high and tog-gling the digital inputs from all 1s to all 0s.

Analog Feedthrough


Due to internal stray capacitance, higher frequency analog input signals at REF can couple to the output, even when the input digital code is all 0s. This condition is shown in the MAX549A/MAX550A Reference AC Feedthrough vs. Frequency graph in the *Typical Operating Characteristics*. Test analog feedthrough by setting all DAC outputs to 0V and sweeping REF.

Table 6. Analog Output vs. Code


			DAC CO	ANALOG OUTBUT (V)				
D7	D6	D5	D4	D3	D2	D1	D0	ANALOG OUTPUT (V)
1	1	1	1	1	1	1	1	+V _{REF} (255 / 256)
1	0	0	0	0	0	0	1	+V _{REF} (129 / 256)
1	0	0	0	0	0	0	0	+V _{REF} (128 / 256) = +V _{REF} / 2
0	1	1	1	1	1	1	1	+V _{REF} (127 / 256)
0	0	0	0	0	0	0	1	+V _{REF} (1 / 256)
0	0	0	0	0	0	0	0	0

Note: 1LSB = V_{REF} x 2⁻⁸ = V_{REF}(1 / 256); ANALOG OUTPUT = +V_{REF}(I / 256), where I = Integer Value of Digital Input.

Pin Configurations (continued)



Functional Diagram



_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX549ACPA	0°C to +70°C	8 Plastic DIP
MAX549ACUA	0°C to +70°C	8 μMAX
MAX549AC/D	0°C to +70°C	Dice*
MAX549AEPA	-40°C to +85°C	8 Plastic DIP
MAX549AEUA	-40°C to +85°C	8 μMAX
MAX550ACPA	0°C to +70°C	8 Plastic DIP
MAX550ACUA	0°C to +70°C	8 µMAX
MAX550AC/D	0°C to +70°C	Dice*
MAX550AEPA	-40°C to +85°C	8 Plastic DIP
MAX550AEUA	-40°C to +85°C	8 μMAX


^{*}Dice are specified at $T_A = +25$ °C, DC parameters only.

_Chip Information


TRANSISTOR COUNT: 1562

14 ______ **/\|/\|X\|/\|**

Package Information



_Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1997 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.