

Precision, Dual-Supply, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V-

V+	(V- - 0.3V) to +17V
IN ₋ , COM ₋ , NC ₋ , NO ₋ (Note 1)	(V- - 0.3V) to (V+ + 0.3V)
Continuous Current (any terminal)	30mA
Peak Current, COM ₋ , NO ₋ , NC ₋ (pulsed at 1ms, 10% duty cycle max)	100mA
ESD per Method 3015.7	>2000V
Continuous Power Dissipation	
Plastic DIP (derate 9.09mW/°C above +70°C)	727mW
Narrow SO (derate 5.88mW/°C above +70°C)	471mW

μMAX (derate 4.10mW/°C above +70°C)	330mW
CERDIP (derate 8.00mW/°C above +70°C)	640mW
Operating Temperature Ranges	
MAX32_C_	0°C to +70°C
MAX32_E_	-40°C to +85°C
MAX32_MJA	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: Signals on NC₋, NO₋, COM₋, or IN₋ exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V+ = +5V ±10%, V- = -5V ±10%, V_{INH} = 3.5V, V_{INL} = 2.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP (Note 2)	MAX	UNITS
ANALOG SWITCH								
Analog Signal Range	V _{COM} , V _{NO} , V _{NC}	(Note 3)			V-		V+	V
On-Resistance	R _{ON}	V+ = 4.5V, V- = -4.5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ±3.5V	T _A = +25°C	C, E	16		35	Ω
				M	16		30	
			T _A = T _{MIN} to T _{MAX}				45	
On-Resistance Match Between Channels (Note 4)	ΔR _{ON}	V+ = 5V, V- = -5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ±3V	T _A = +25°C		0.3		2	Ω
			T _A = T _{MIN} to T _{MAX}				4	
On-Resistance Flatness (Note 5)	R _{FLAT(ON)}	V+ = 5V, V- = -5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ±3V	T _A = +25°C		1		4	Ω
			T _A = T _{MIN} to T _{MAX}				6	
NO or NC Off Leakage Current (Note 6)	I _{NO(OFF)} or I _{NC(OFF)}	V+ = 5.5V, V- = -5.5V, V _{COM} = ±4.5V, V _{NO} or V _{NC} = ∓4.5V	T _A = +25°C		-0.1	0.01	0.1	nA
			T _A = T _{MIN} to T _{MAX}	C, E	-5		5	
					M	-40		
COM Off Leakage Current (Note 6)	I _{COM(OFF)}	V+ = 5.5V, V- = -5.5V, V _{COM} = ±4.5V, V _{NO} or V _{NC} = ∓4.5V	T _A = +25°C		-0.1	0.01	0.1	nA
			T _A = T _{MIN} to T _{MAX}	C, E	-5		5	
					M	-40		
COM On Leakage Current (Note 6)	I _{COM(ON)}	V+ = 5.5V, V- = -5.5V, V _{COM} = ±4.5V, V _{NO} or V _{NC} = ±4.5V	T _A = +25°C		-0.2	0.05	0.2	nA
			T _A = T _{MIN} to T _{MAX}	C, E	-10		10	
					M	-50		

Precision, Dual-Supply, SPST Analog Switches

MAX320/MAX321/MAX322

ELECTRICAL CHARACTERISTICS

(V+ = +5V ±10%, V- = -5V ±10%, VINH = 3.5V, VINL = 2.5V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
LOGIC INPUT							
Input Current with Input Voltage High	I _{INH}			-0.5	0.005	0.5	μA
Input Current with Input Voltage Low	I _{INL}			-0.5	0.005	0.5	μA
Input Voltage High	V _{INH}	V+ = 5V ±10%, V- ≤ 0V		3.5			V
		3V < V+ < 8V, V- ≤ 0V			V+ - 1.5		
Input Voltage Low	V _{INL}	V+ = 5V ±10%, V- ≤ 0V				2.5	V
		3V < V+ < 8V, V- ≤ 0V			V+ - 2.5		
DYNAMIC							
Turn-On Time	t _{ON}	V _{COM} = ±3V, Figure 2	T _A = +25°C	65	150	ns	
			T _A = T _{MIN} to T _{MAX}		175		
Turn-Off Time	t _{OFF}	V _{COM} = ±3V, Figure 2	T _A = +25°C	35	100	ns	
			T _A = T _{MIN} to T _{MAX}		150		
Break-Before-Make Time Delay (Note 3)	t _D	MAX322 only, R _L = 300Ω, C _L = 35pF, Figure 3		2	5	ns	
Charge Injection (Note 3)	Q	C _L = 1.0nF, V _{GEN} = 0V, R _{GEN} = 0Ω, Figure 4	T _A = +25°C	2	5	pC	
Off Isolation (Note 7)	OIRR	R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 5	T _A = +25°C	72		dB	
Crosstalk (Note 8)		R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 6	T _A = +25°C	85		dB	
NC or NO Capacitance	C _(OFF)	f = 1MHz, Figure 7	T _A = +25°C	9		pF	
COM Off Capacitance	C _{COM(OFF)}	f = 1MHz, Figure 7	T _A = +25°C	9		pF	
COM On Capacitance	C _{COM(ON)}	f = 1MHz, Figure 8	T _A = +25°C	22		pF	
SUPPLY							
Power-Supply Range				±2.7		±8	V
Positive Supply Current	I ₊	V ₊ = 5.5V, V ₋ = -5.5V, V _{IN} = 0V or V ₊ , all channels on or off	T _A = +25°C	-125	80	125	μA
			T _A = T _{MIN} to T _{MAX}	-200		200	
Negative Supply Current	I ₋	V ₊ = 5.5V, V ₋ = -5.5V, V _{IN} = 0V or V ₊ , all channels on or off	T _A = +25°C	-125	80	125	μA
			T _A = T _{MIN} to T _{MAX}	-200		200	

Note 2: The algebraic convention where the most negative value is a minimum and the most positive value a maximum is used in this data sheet.

Note 3: Guaranteed by design.

Note 4: ΔRON = ΔRON max - ΔRON min.

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

Note 6: Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

Note 7: Off Isolation = 20 log10 [VCOM / (VNC or VNO)], VCOM = output, VNC or VNO = input to off switch.








Note 8: Between any two switches.

MAXIM

Precision, Dual-Supply, SPST Analog Switches

Typical Operating Characteristics

($V_+ = +5V$, $V_- = -5V$, $T_A = +25^\circ C$, unless otherwise noted.)



Precision, Dual-Supply, SPST Analog Switches

Pin Description

PIN	NAME	FUNCTION
1	NO1 (MAX320/MAX322)	Normally Open Analog Switch Terminal
	NC1 (MAX321)	Normally Closed Analog Switch Terminal
2, 6	COM1, COM2	Analog Switch Common Terminals
3, 7	IN2, IN1	Logic Inputs
4	V-	Negative Supply
5	NO2 (MAX320)	Normally Open Analog Switch Terminal
	NC2 (MAX321/MAX322)	Normally Closed Analog Switch Terminal
8	V+	Positive Supply




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

Applications Information

Logic Levels

Calculate the logic thresholds typically as follows: $V_{IH} = (V+ - 1.5V)$ and $V_{IL} = (V+ - 2.5V)$.

Power-supply consumption is minimized when IN1 and IN2 are driven with logic-high levels equal to $V+$ and logic-low levels well below the calculated V_{IL} of $(V+ - 2.5V)$. IN1 and IN2 can be driven to $V-$ without damage.

Analog Signal Levels

Analog signals that range over the entire supply voltage ($V-$ to $V+$) can be switched, with very little change in on-resistance over the entire voltage range (see *Typical Operating Characteristics*). All switches are bidirectional, so NO_, NC_, and COM_ pins can be used as either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply $V+$, followed by $V-$, before applying analog signals or logic inputs, especially if the analog or logic signals are not current-limited. If

this sequencing is not possible, and if the analog or logic inputs are not current-limited to $<30mA$, add two small signal diodes (D1, D2) as shown in Figure 1. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below $V+$ for D1, and a diode drop above $V-$ for D2. Leakage is not affected by adding the diodes. On-resistance increases by a small amount at low supply voltages. Maximum supply voltage ($V-$ to $V+$) must not exceed 17V.

Adding protection diode D1 causes the logic thresholds to be shifted relative to the positive power-supply rail. This can be significant when low positive supply voltages (+5V or less) are used. Driving IN1 and IN2 all the way to the supply rails (i.e., to a diode drop higher than the $V+$ pin or a diode drop lower than the $V-$ pin) is always acceptable.

The protection diodes D1 and D2 also protect against some overvoltage situations. With the circuit of Figure 1, if the supply voltage is below the absolute maximum rating and if a fault voltage up to the absolute maximum rating is applied to an analog signal pin, no damage will result. For example, with $\pm 5V$ supplies, analog signals up to $\pm 8.5V$ will not damage the circuit of Figure 1. If only a single fault signal is present, the fault voltage can rise to +12V or to -12V without damage.

MAX320/MAX321/MAX322

Precision, Dual-Supply, SPST Analog Switches

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval (MAX322 only)




Figure 4. Charge Injection

Precision, Dual-Supply, SPST Analog Switches

Test Circuits/Timing Diagrams (continued)

MAX320/MAX321/MAX322




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel-Off Capacitance




Figure 8. Channel-On Capacitance

Precision, Dual-Supply, SPST Analog Switches


Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX321CPA	0°C to +70°C	8 Plastic DIP
MAX321CSA	0°C to +70°C	8 SO
MAX321CUA	0°C to +70°C	8 μ MAX
MAX321C/D	0°C to +70°C	Dice*
MAX321EPA	-40°C to +85°C	8 Plastic DIP
MAX321ESA	-40°C to +85°C	8 SO
MAX321EJA	-40°C to +85°C	8 Cerdip**
MAX321MJA	-55°C to +125°C	8 Cerdip**
MAX322CPA	0°C to +70°C	8 Plastic DIP
MAX322CSA	0°C to +70°C	8 SO
MAX322CUA	0°C to +70°C	8 μ MAX
MAX322C/D	0°C to +70°C	Dice*
MAX322EPA	-40°C to +85°C	8 Plastic DIP
MAX322ESA	-40°C to +85°C	8 SO
MAX322EJA	-40°C to +85°C	8 Cerdip**
MAX322MJA	-55°C to +125°C	8 Cerdip**

* Contact factory for dice specifications.

** Contact factory for availability.


Chip Topography



TRANSISTOR COUNT: 91

SUBSTRATE CONNECTED TO V+

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1994 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.