

128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

#### **FEATURES**

■ Fast access time: 35/45/55/70ns

■ Low power consumption:

Operating current : 12/11/10/7mA (TYP.) Standby current : 1μA (TYP.) LL-version 0.8μA (TYP.) SL-version

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data retention voltage : 1.5V (MIN.)

Green package available

■ Package: 32-pin 450 mil SOP

32-pin 8mm x 20mm TSOP I 32-pin 8mm x 13.4mm sTSOP 36-ball 6mm x 8mm TFBGA

### **GENERAL DESCRIPTION**

The LY62L1024 is a 1,048,576-bit low power CMOS static random access memory organized as 131,072 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY62L1024 is well designed for very low power system applications, and particularly well suited for battery back-up nonvolatile memory application.

The LY62L1024 operates from a single power supply of  $2.7V \sim 3.6V$  and all inputs and outputs are fully TTL compatible

### **PRODUCT FAMILY**

Product	Operating	Vec Pange	Spood	Speed Power Dissipation			
Family	Temperature	Vcc Range	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)		
LY62L1024	0 ~ 70℃	2.7 ~ 3.6V	35/45/55/70ns	1μA(LL)/0.8μA(SL)	12/11/10/7mA		
LY62L1024(I)	-40 ~ 85°C	2.7 ~ 3.6V	35/45/55/70ns	1μA(LL)/0.8μA(SL)	12/11/10/7mA		

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN DESCRIPTION**


SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection

**Lyontek Inc.** reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.





## **PIN CONFIGURATION**





TSOP I /sTSOP





TFBGA(See through with Top View)

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

### **ABSOLUTE MAXIMUN RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	VT2	-0.5 to Vcc+0.5	V
Operating Temperature	т,	0 to 70(C grade)	°C
Operating Temperature	Та	-40 to 85(I grade)	
Storage Temperature	Тѕтс	-65 to 150	$^{\circ}\mathbb{C}$
Power Dissipation	PD	1	W
DC Output Current	Іоит	50	mA

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

## **TRUTH TABLE**

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	Х	High-Z	ISB,ISB1
Stariuby	Х	L	Х	Х	High-Z	I <sub>SB</sub> ,I <sub>SB1</sub>
Output Disable	L	Н	Н	Н	High-Z	Icc,Icc1
Read	L	Н	L	Н	Dout	Icc,Icc1
Write	L	Н	Х	L	DIN	Icc,Icc1

Note:  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.

Lyontek Inc. reserves the rights to change the specifications and products without notice.



128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

## **DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. <sup>^4</sup>	MAX.	UNIT
Supply Voltage	Vcc			2.7	3.0	3.6	V
Input High Voltage	V <sub>IH</sub> <sup>1</sup>			2.2		Vcc+0.3	V
Input Low Voltage	VIL <sup>^2</sup>			- 0.2		0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled		- 1	-	1	μΑ
Output High Voltage	Vон	Iон = -1mA		2.2	2.7	-	V
Output Low Voltage	Vol	I <sub>OL</sub> = 2mA		-		0.4	V
		Cycle time = Min.	- 35	-	12	35	mΑ
	Icc	CE# = Vı∟ and CE2 = Vıн ,	- 45	-	11	33	mΑ
		l <sub>1/0</sub> = 0mA	- 55	-	10	30	mΑ
Average Operating		Other pins at V <sub>I</sub> L or V <sub>I</sub> H	- 70	-	7	25	mΑ
Power supply Current	Icc <sub>1</sub>	Cycle time = $1\mu$ s CE# = 0.2V and CE2 $\ge$ Vcc-0 I $_{VO}$ = 0mA Other pins at 0.2V or Vcc - 0		-	1	5	mA
	IsB	CE# = VIH or CE2 = VIL, other pins at VIL or VIH		-	0.3	0.5	mA
		LL		-	1	10	μΑ
Standby Power		CE# ≧Vcc-0.2V LLI		-	1	20	μA
Supply Current	I <sub>SB1</sub>	or CE2≦0.2V SL <sup>*5</sup>	<b>25</b> ℃	-	8.0	2	μA
	1881	Others at 0.2V or SLI*5	<b>40</b> ℃	-	1	2	μA
		Vcc - 0.2V		-	0.8	5	μA
Natari		SLI		-	8.0	8	μA

#### Notes:

- 1.  $V_{IH}(max) = V_{CC} + 3.0V$  for pulse width less than 10ns.
- 2. VIL(min) = Vss 3.0V for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = Vcc(TYP.) and TA = 25°C
- 5. This parameter is measured at Vcc = 3.0V

**Lyontek Inc.** reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

## CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$ , $I_{OH}/I_{OL} = -1mA/2mA$

## **AC ELECTRICAL CHARACTERISTICS**

#### (1) READ CYCLE

PARAMETER	SYM.	LY62L1	1024-35	LY62L1	024-45	LY62L1	024-55	LY62L	1024-70	UNIT
	STIVI.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	ONL
Read Cycle Time	trc	35	-	45	-	55	-	70	-	ns
Address Access Time	taa	-	35	-	45	-	55	-	70	ns
Chip Enable Access Time	tace	-	35	-	45	-	55	-	70	ns
Output Enable Access Time	toe	-	25	-	25	-	30	-	35	ns
Chip Enable to Output in Low-Z	tcLz*	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low-Z	tolz*	5	-	5	-	5	-	5	-	ns
Chip Disable to Output in High-Z	tcHz*	-	15	-	15	-	20	-	25	ns
Output Disable to Output in High-Z		-	15	-	15	-	20	-	25	ns
Output Hold from Address Change	tон	10	-	10	-	10	-	10	-	ns

#### (2) WRITE CYCLE

PARAMETER	SYM.	LY62L1	024-35	LY62L1	024-45	LY62L1	024-55	LY62L1	024-70	UNIT
	STIVI.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNII
Write Cycle Time	twc	35	-	45	-	55	-	70	-	ns
Address Valid to End of Write	taw	30	-	40	-	50	-	60	-	ns
Chip Enable to End of Write	tcw	30	-	40	-	50	-	60	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twp	25	-	35	-	45	-	55	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	tow	20	-	20	-	25	-	30	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	tow*	5	-	5	-	5	-	5	-	ns
Write to Output in High-Z	twnz*	-	15	-	15	-	20	-	25	ns

<sup>\*</sup>These parameters are guaranteed by device characterization, but not production tested.


Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.




### **TIMING WAVEFORMS**

#### READ CYCLE 1 (Address Controlled) (1,2)



#### READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




#### Notes:


- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.
- 4.tclz, tolz, tchz and tohz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.



#### WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



### WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)



#### Notes:

- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#.
- 2.During a WE#controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5.tow and twHz are specified with CL = 5pF. Transition is measured  $\pm 500mV$  from steady state.

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

128K X 8 BIT LOW POWER CMOS SRAM




## **DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	$V_{DR}$	CE# $\geq$ V <sub>CC</sub> - 0.2V or CE2 $\leq$ 0.	2V		1.5	-	3.6	V
			LL		-	0.5	5	μΑ
		Vcc = 1.5V	LLI		-	0.5	10	μΑ
Data Retention Current	IDR	CE# $\geq$ Vcc - 0.2V	SL	<b>25</b> ℃	-	0.4	2	μΑ
Data Retention Current		or CE2 $\leq$ 0.2V Other pins at 0.2V or Vcc-0.2V	SLI	<b>40</b> ℃	-	0.5	2	μΑ
			SL		-	0.4	5	μΑ
			SLI		-	0.4	8	μΑ
Chip Disable to Data Retention Time	†CDB	See Data Retention Waveforms (below)			0	1	ı	ns
Recovery Time	t <sub>R</sub>				tRC∗	-	-	ns


trc\* = Read Cycle Time

### **DATA RETENTION WAVEFORM**

Low Vcc Data Retention Waveform (1) (CE# controlled)



#### Low Vcc Data Retention Waveform (2) (CE2 controlled)




Lyontek Inc. reserves the rights to change the specifications and products without notice.


2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.





## PACKAGE OUTLINE DIMENSION

### 32 pin 450 mil SOP Package Outline Dimension










UNIT SYM.	INCH.(BASE)	MM(REF)
А	0.120(MAX)	3.048(MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.116(MAX)	2.946(MAX)
b	0.016(TYP)	0.406(TYP)
С	0.008(TYP)	0.203(TYP)
D	0.817(MAX)	20.75(MAX)
Е	0.445±0.006	11.303±0.152
E1	0.555±0.025	14.097±0.635
е	0.050(TYP)	1.270(TYP)
L	0.033±0.017	0.838±0.432
L1	0.055±0.008	1.397±0.203
S	0.026(MAX)	0.660(MAX)
у	0.004(MAX)	0.101(MAX)
Θ	0° -10°	0° -10°

**Lyontek Inc.** reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.





k .	r	1
UNIT	INCH(BASE)	MM(REF)
А	0.047 (MAX)	1.20 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.009 ±0.002	0.22 ±0.05
С	0.006 ±0.002	0.155 ±0.055
D	0.724 ±0.008	18.40 ±0.20
Е	0.315 ±0.008	8.00 ±0.20
е	0.020 (TYP)	0.50 (TYP)
HD	0.787 ±0.008	20.00 ±0.20
L	0.024 ±0.004	0.60 ±0.10
L1	0.0315 ±0.004	0.08 ±0.10
У	0.003 (MAX)	0.08 (MAX)
Θ	0°~5°	0°~5°


"A" DETAIL VIEW

**Lyontek Inc.** reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



### 32 pin 8mm x 13.4mm sTSOP Package Outline Dimension




UNIT	INCH(BASE)	MM(REF)
А	0.049 (MAX)	1.25 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.009 ±0.002	0.22 ±0.05
С	0.006 ±0.002	0.155 ±0.055
D	0.465 ±0.008	11.80 ±0.20
E	0.315 ±0.008	8.00 ±0.20
е	0.020 (TYP)	0.50 (TYP)
HD	0.528±0.008	13.40 ±0.20.
L	0.02 ±0.008	0.50 ±0.20
L1	0.031 ±0.005	0.8 ±0.125
у	0.003 (MAX)	0.076 (MAX)
Θ	0°~5°	0°~5°


**Lyontek Inc.** reserves the rights to change the specifications and products without notice.


2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.





#### 36 ball 6mm × 8mm TFBGA Package Outline Dimension











DETAIL B

,	SYM.	DIMENSION (mm)			DIMENSION (inch)			
		MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
	Α			1.20		_	0.047	
	A1	0.20	0.25	0.30	0.008	0.010	0.012	
	A2		_	0.94			0.037	
	b	0.30	0.35	0.40	0.012	0.014	0.016	
A	D	7.95	8.00	8.05	0.313	0.315	0.317	
	D1	5.25 BSC			0.207 BSC			
B	E	5.95	6.00	6.05	0.234	0.236	0.238	
	E1	.1 3.75 BSC			0.148 BSC			
	SE	0.375 TYP			0.015 TYP			
	SD	0.375 TYP 0.75 BSC			0.015 TYP			
	е				0.030 BSC			

#### NOTE:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. REFERENCE DOCUMENT : JEDEC MO-207.

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

Package Type	Access Time	Power Type	Temperature	Packing	Lyontek Item No.
	(Speed)(ns)		Range(°ℂ)	Type	
32Pin(450mil)	35	Ultra Low Power	0℃~70℃	Tube	LY62L1024SL-35LL
SOP				Tape Reel	LY62L1024SL-35LLT
			-40℃~85℃	Tube	LY62L1024SL-35LLI
				Tape Reel	LY62L1024SL-35LLIT
	45	Special Ultra	0°C ~70°C	Tube	LY62L1024SL-45SL
		Low Power		Tape Reel	LY62L1024SL-45SLT
			-40°C ~85°C	Tube	LY62L1024SL-45SLI
				Tape Reel	LY62L1024SL-45SLIT
	55	Special Ultra Low Power	0°C ~70°C	Tube	LY62L1024SL-55SL
				Tape Reel	LY62L1024SL-55SLT
			-40°C ~85°C	Tube	LY62L1024SL-55SLI
				Tape Reel	LY62L1024SL-55SLIT
		Ultra Low Power	0℃~70℃	Tube	LY62L1024SL-55LL
				Tape Reel	LY62L1024SL-55LLT
			-40℃~85℃	Tube	LY62L1024SL-55LLI
				Tape Reel	LY62L1024SL-55LLIT
	L	Special Ultra Low Power	0℃~70℃	Tube	LY62L1024SL-70SL
				Tape Reel	LY62L1024SL-70SLT
			-40°C ~85°C	Tube	LY62L1024SL-70SLI
				Tape Reel	LY62L1024SL-70SLIT
		Ultra Low Power	0℃~70℃	Tube	LY62L1024SL-70LL
				Tape Reel	LY62L1024SL-70LLT
			-40°C ~85°C	Tube	LY62L1024SL-70LLI
				Tape Reel	LY62L1024SL-70LLIT



128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

Package Type	Access Time	Power Type	Temperature	Packing	Lyontek Item No.
	(Speed)(ns)		Range(°ℂ)	Туре	
32Pin	35	Ultra Low Power		Tray	LY62L1024LL-35LL
(8mmx20mm) TSOP I				Tape Reel	LY62L1024LL-35LLT
15021			-40°C ~85°C	Tray	LY62L1024LL-35LLI
				Tape Reel	LY62L1024LL-35LLIT
	45	Special Ultra	0°C ~70°C	Tray	LY62L1024LL-45SL
		Low Power		Tape Reel	LY62L1024LL-45SLT
			-40°C ~85°C	Tray	LY62L1024LL-45SLI
				Tape Reel	LY62L1024LL-45SLIT
	55	Special Ultra Low Power	0℃~70℃	Tray	LY62L1024LL-55SL
				Tape Reel	LY62L1024LL-55SLT
			-40℃~85℃	Tray	LY62L1024LL-55SLI
				Tape Reel	LY62L1024LL-55SLIT
		Ultra Low Power	0℃~70℃	Tray	LY62L1024LL-55LL
				Tape Reel	LY62L1024LL-55LLT
			-40℃~85℃	Tray	LY62L1024LL-55LLI
				Tape Reel	LY62L1024LL-55LLIT
	70	Special Ultra Low Power	0°C~70°C	Tray	LY62L1024LL-70SL
				Tape Reel	LY62L1024LL-70SLT
			-40°C ~85°C	Tray	LY62L1024LL-70SLI
				Tape Reel	LY62L1024LL-70SLIT
		Ultra Low Power	0℃~70℃	Tray	LY62L1024LL-70LL
				Tape Reel	LY62L1024LL-70LLT
			-40℃~85℃	Tray	LY62L1024LL-70LLI
				Tape Reel	LY62L1024LL-70LLIT



## 128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

Package Type	Access Time	Power Type	Temperature	Packing	Lyontek Item No.
	(Speed)(ns)		Range(°ℂ)	Туре	
32Pin	35	Ultra Low Power	0°C~70°C	Tray	LY62L1024RL-35LL
(8mmx13.4mm) sTSOP				Tape Reel	LY62L1024RL-35LLT
STSOP			-40°C ~85°C	Tray	LY62L1024RL-35LLI
				Tape Reel	LY62L1024RL-35LLIT
	45	Special Ultra	0°C~70°C	Tray	LY62L1024RL-45SL
		Low Power		Tape Reel	LY62L1024RL-45SLT
			-40°C ~85°C	Tray	LY62L1024RL-45SLI
				Tape Reel	LY62L1024RL-45SLIT
	55	Special Ultra	0°C~70°C	Tray	LY62L1024RL-55SL
		Low Power		Tape Reel	LY62L1024RL-55SLT
			-40℃~85℃	Tray	LY62L1024RL-55SLI
				Tape Reel	LY62L1024RL-55SLIT
		Ultra Low Power	0℃~70℃	Tray	LY62L1024RL-55LL
				Tape Reel	LY62L1024RL-55LLT
			-40℃~85℃	Tray	LY62L1024RL-55LLI
				Tape Reel	LY62L1024RL-55LLIT
	70	Special Ultra Low Power	0°℃~70°℃	Tray	LY62L1024RL-70SL
				Tape Reel	LY62L1024RL-70SLT
			-40℃~85℃	Tray	LY62L1024RL-70SLI
				Tape Reel	LY62L1024RL-70SLIT
		Ultra Low Power	0℃~70℃	Tray	LY62L1024RL-70LL
				Tape Reel	LY62L1024RL-70LLT
			-40℃~85℃	Tray	LY62L1024RL-70LLI
				Tape Reel	LY62L1024RL-70LLIT



128K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.9

Package Type	Access Time	Power Type	Temperature	Packing	Lyontek Item No.
	(Speed)(ns)		Range(℃)	Туре	
36Ball	35	Ultra Low Power	-40°C ~85°C	Tray	LY62L1024GL-35LLI
(6mmx8mm) TFBGA				Tape Reel	LY62L1024GL-35LLIT
IFBGA	45	Special Ultra Low	-40°C ~85°C	Tray	LY62L1024GL-45SLI
		Power		Tape Reel	LY62L1024GL-45SLIT
	Po	Special Ultra Low Power	-40℃~85℃	Tray	LY62L1024GL-55SLI
				Tape Reel	LY62L1024GL-55SLIT
		Ultra Low Power	-40℃~85℃	Tray	LY62L1024GL-55LLI
				Tape Reel	LY62L1024GL-55LLIT
	Power	Special Ultra Low Power	-40°C ~85°C	Tray	LY62L1024GL-70SLI
				Tape Reel	LY62L1024GL-70SLIT
		Ultra Low Power	-40℃~85℃	Tray	LY62L1024GL-70LLI
				Tape Reel	LY62L1024GL-70LLIT



128K X 8 BIT LOW POWER CMOS SRAM

Rev. 1.9

THIS PAGE IS LEFT BLANK INTENTIONALLY.