
ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V+ to V-)	11V
Input Current	±25mA
Operating Temperature Range (Note 2)	
LTC6910-1C, -2C, -3C	40°C to 85°C
LTC6910-11, -21, -31	–40°C to 85°C
LTC6910-1H, -2H, -3H	-40°C to 125°C
Specified Temperature Range (Note 3)	
LTC6910-1C, -2C, -3C	–40°C to 85°C
LTC6910-11, -21, -31	–40°C to 85°C
LTC6910-1H, -2H, -3H	-40°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LTC6910#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6910-1CTS8#PBF	LTC6910-1CTS8#TRPBF	LTB5 (6910-1)	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6910-1ITS8#PBF	LTC6910-1ITS8#TRPBF	LTB5 (6910-1)	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6910-1HTS8#PBF	LTC6910-1HTS8#TRPBF	LTB5 (6910-1)	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC6910-2CTS8#PBF	LTC6910-2CTS8#TRPBF	LTACQ (6910-2)	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6910-2ITS8#PBF	LTC6910-2ITS8#TRPBF	LTACQ (6910-2)	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6910-2HTS8#PBF	LTC6910-2HTS8#TRPBF	LTACQ (6910-2)	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC6910-3CTS8#PBF	LTC6910-3CTS8#TRPBF	LTACS (6910-3)	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6910-3ITS8#PBF	LTC6910-3ITS8#TRPBF	LTACS (6910-3)	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6910-3HTS8#PBF	LTC6910-3HTS8#TRPBF	LTACS (6910-3)	8-Lead Plastic TSOT-23	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

GAIN SETTINGS AND PROPERTIES

Table 1. LTC6910-1

			_	IINAL GE GAIN	NOMINAL	LINEAR INPUT RA	ANGE (V _{P-P})	NOMINAL Input
G2	G1	GO	Volts/Volt	(dB)	Dual 5V Supply	Single 5V Supply	Single 3V Supply	$\begin{array}{c} \text{IMPEDANCE} \\ \text{(k}\Omega) \end{array}$
0	0	0	0	-120	10	5	3	(Open)
0	0	1	-1	0	10	5	3	10
0	1	0	-2	6	5	2.5	1.5	5
0	1	1	-5	14	2	1	0.6	2
1	0	0	-10	20	1	0.5	0.3	1
1	0	1	-20	26	0.5	0.25	0.15	1
1	1	0	-50	34	0.2	0.1	0.06	1
1	1	1	-100	40	0.1	0.05	0.03	1

Table 2. LTC6910-2

				IINAL Ge gain	NOMINAL	NOMINAL INPUT		
G2	G1	GO	Volts/Volt	(dB)	Dual 5V Supply	Single 5V Supply	Single 3V Supply	IMPEDANCE $(k\Omega)$
0	0	0	0	-120	10	5	3	(Open)
0	0	1	-1	0	10	5	3	10
0	1	0	-2	6	5	2.5	1.5	5
0	1	1	-4	12	2.5	1.25	0.75	2.5
1	0	0	-8	18.1	1.25	0.625	0.375	1.25
1	0	1	-16	24.1	0.625	0.313	0.188	1.25
1	1	0	-32	30.1	0.313	0.156	0.094	1.25
1	1	1	-64	36.1	0.156	0.078	0.047	1.25

GAIN SETTINGS AND PROPERTIES

Table 3. LTC6910-3

				IINAL Ge gain	NOMINAL	LINEAR INPUT RA	NOMINAL INPUT	
G2	G1	GO	Volts/Volt	(dB)	Dual 5V Supply	3 - 3		IMPEDANCE (kΩ)
0	0	0	0	-120	10	5	3	(Open)
0	0	1	-1	0	10	5	3	10
0	1	0	-2	6	5	2.5	1.5	5
0	1	1	-3	9.5	3.33	1.67	1	3.3
1	0	0	-4	12	2.5	1.25	0.75	2.5
1	0	1	-5	14	2	1	0.6	2
1	1	0	-6	15.6	1.67	0.83	0.5	1.7
1	1	1	-7	16.9	1.43	0.71	0.43	1.4

			C,	I SUFFIX	(ES	I	1 SUFFI	Χ	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Specifications for the LTC6910-1, LTC6910-	2, LTC6910-3								
Total Supply Voltage		•	2.7		10.5	2.7		10.5	V
Supply Current	$\begin{array}{l} V_S = 2.7V, V_{IN} = 1.35V \\ V_S = 5V, V_{IN} = 2.5V \\ V_S = \pm 5V, V_{IN} = 0V, \text{Pins 5, 6, 7} = -5V \text{or 5V} \\ V_S = \pm 5V, V_{IN} = 0V, \text{Pin 5} = 4.5V, \\ \text{Pins 6, 7} = 0.5V (\text{Note 4}) \end{array}$	• • •		2 2.4 3 3.5	3 3.5 4.5 4.9		2 2.4 3 3.5	3 3.5 4.5 4.9	mA mA mA
Output Voltage Swing LOW (Note 5)	V_S = 2.7V, R_L = 10k to Mid-Supply Point V_S = 2.7V, R_L = 500 Ω to Mid-Supply Point	• •		12 50	30 100		12 50	30 100	mV mV
	V_S = 5V, R_L = 10k to Mid-Supply Point V_S = 5V, R_L = 500 Ω to Mid-Supply Point	•		20 90	40 160		20 90	40 160	mV mV
	$V_S = \pm 5V$, $R_L = 10k$ to $0V$ $V_S = \pm 5V$, $R_L = 500\Omega$ to $0V$	•		30 180	50 250		30 180	50 270	mV mV
Output Voltage Swing HIGH (Note 5)	V_S = 2.7V, R_L = 10k to Mid-Supply Point V_S = 2.7V, R_L = 500 Ω to Mid-Supply Point	• •		10 50	20 80		10 50	20 85	mV mV
	V_S = 5V, R_L = 10k to Mid-Supply Point V_S = 5V, R_L = 500 Ω to Mid-Supply Point	• •		10 80	30 150		10 80	30 150	mV mV
	$\begin{array}{l} V_S=\pm5V,\ R_L=10k\ to\ 0V\\ V_S=\pm5V,\ R_L=500\Omega\ to\ 0V \end{array}$	• •		20 180	40 250		20 180	40 250	mV mV
Output Short-Circuit Current (Note 6)	$V_S = 2.7V$ $V_S = \pm 5V$			±27 ±35			±27 ±35		mA mA
AGND Open-Circuit Voltage	V _S = 5V	•	2.45	2.5	2.55	2.45	2.5	2.55	V
AGND Rejection (i.e., Common Mode Rejection or CMRR)	V_S = 2.7V, V_{AGND} = 1.1V to Upper AGND Limit V_S = ±5V, V_{AGND} = -2.5V to 2.5V	•	55 55	80 75		50 50	80 75		dB dB
Power Supply Rejection Ratio (PSRR)	$V_S = 2.7V$ to $\pm 5V$	•	60	80		60	80		dB
Signal Attenuation at Gain = 0 Setting	Gain = 0 (Digital Inputs 000), f = 20kHz	•		-122			-122		dB
Slew Rate	$V_S = 5V$, $V_{OUT} = 2.8V_{P-P}$ $V_S = \pm 5V$, $V_{OUT} = 2.8V_{P-P}$			12 16			12 16		V/µs V/µs
Digital Input "High" Voltage	$V_S = 2.7V$ $V_S = 5V$ $V_S = \pm 5V$	•	2.43 4.5 4.5			2.43 4.5 4.5			V V V
Digital Input "Low" Voltage	$V_S = 2.7V$ $V_S = 5V$ $V_S = \pm 5V$	• •			0.27 0.5 0.5			0.27 0.5 0.5	V V
Digital Input Leakage Current Magnitude	$V^- \le (Digital\ Input) \le V^+$				2			2	μA

		Į	LTC6910)-1C/LT(6910-1	LT	C6910-	1H	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Specifications for the LTC6910-1 Only									
Voltage Gain (Note 7)	$V_S = 2.7V$, Gain = 1, R _L = 10k $V_S = 2.7V$, Gain = 1, R _L = 500 Ω	•	-0.05 -0.1	0 -0.02	0.07 0.06	-0.06 -0.12	0 -0.02	0.07 0.08	dB dB
	V _S = 2.7V, Gain = 2, R _L = 10k	•	5.96	6.02	6.08	5.96	6.02	6.08	dB
	V _S = 2.7V, Gain = 5, R _L = 10k	•	13.85	13.95	14.05	13.83	13.95	14.05	dB
	$V_S = 2.7V$, Gain = 10, $R_L = 10k$ $V_S = 2.7V$, Gain = 10, $R_L = 500\Omega$	•	19.7 19.6	19.9 19.85	20.1 20.1	19.7 19.4	19.9 19.85	20.1 20.1	dB dB
	V _S = 2.7V, Gain = 20, R _L = 10k	•	25.7	25.9	26.1	25.65	25.9	26.1	dB
	V _S = 2.7V, Gain = 50, R _L = 10k	•	33.5	33.8	34.1	33.4	33.8	34.1	dB
	$V_S = 2.7V$, Gain = 100, $R_L = 10k$ $V_S = 2.7V$, Gain = 100, $R_L = 500\Omega$	•	39 36.4	39.6 38.5	40.2 40.1	38.7 35.4	39.6 38.5	40.2 40.1	dB dB
	$\begin{split} V_S &= 5V, Gain = 1, R_L = 10k \\ V_S &= 5V, Gain = 1, R_L = 500\Omega \end{split}$	•	-0.05 -0.1	0 -0.01	0.07 0.08	-0.05 -0.11	0 -0.01	0.07 0.08	dB dB
	$V_S = 5V$, Gain = 2, $R_L = 10k$	•	5.96	6.02	6.08	5.955	6.02	6.08	dB
	V _S = 5V, Gain = 5, R _L = 10k	•	13.8	13.95	14.1	13.75	13.95	14.1	dB
	$V_S = 5V$, Gain = 10, $R_L = 10k$ $V_S = 5V$, Gain = 10, $R_L = 500\Omega$	•	19.8 19.6	19.9 19.85	20.1 20.1	19.75 19.45	19.9 19.85	20.1 20.1	dB dB
	V _S = 5V, Gain = 20, R _L = 10k	•	25.8	25.9	26.1	25.70	25.9	26.1	dB
	$V_S = 5V$, Gain = 50, $R_L = 10k$	•	33.5	33.8	34.1	33.4	33.8	34.1	dB
	$V_S = 5V$, Gain = 100, $R_L = 10k$ $V_S = 5V$, Gain = 100, $R_L = 500\Omega$	•	39.3 37	39.7 38.7	40.1 40.1	39.1 36	39.7 38.7	40.1 40.1	dB dB
	$V_S = \pm 5V$, Gain = 1, R _L = 10k $V_S = \pm 5V$, Gain = 1, R _L = 500 Ω	•	-0.05 -0.1	0 -0.01	0.07 0.08	-0.05 -0.1	0 -0.01	0.07 0.08	dB dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$	•	5.96	6.02	6.08	5.96	6.02	6.08	dB
	$V_S = \pm 5V$, Gain = 5, $R_L = 10k$	•	13.80	13.95	14.1	13.80	13.95	14.1	dB
	$V_S = \pm 5V$, Gain = 10, $R_L = 10k$ $V_S = \pm 5V$, Gain = 10, $R_L = 500\Omega$	•	19.8 19.7	19.9 19.9	20.1 20.1	19.75 19.6	19.9 19.9	20.1 20.1	dB dB
	V _S = ±5V, Gain = 20, R _L = 10k	•	25.8	25.95	26.1	25.75	25.95	26.1	dB
	$V_S = \pm 5V$, Gain = 50, $R_L = 10k$	•	33.7	33.85	34	33.6	33.85	34	dB
	$\label{eq:VS} \begin{array}{l} V_S = \pm 5 V, \mbox{ Gain} = 100, \mbox{ R}_L = 10 k \\ V_S = \pm 5 V, \mbox{ Gain} = 100, \mbox{ R}_L = 500 \Omega \end{array}$	•	39.4 37.8	39.8 39.1	40.2 40.1	39.25 37	39.8 39.1	40.2 40.1	dB dB
Offset Voltage Magnitude (Internal Op Amp) (V _{OS(OA)}) (Note 8)		•		1.5	9		1.5	11	mV
Offset Voltage Drift (Internal Op Amp) (Note 8)				6			8		μV/°C
Offset Voltage Magnitude	Gain = 1	•		3	15		3	18	mV
(Referred to "IN" Pin) (V _{OS(IN)})	33	•		1.7	10		1.7	12	mV
DC Input Resistance (Note 9)	DC V _{IN} = 0V Gain = 0 Gain = 1 Gain = 2	•		>100 10 5			>100 10 5		MΩ kΩ kΩ
	Gain = 5	•		2			2		kΩ
	Gain = 10, 20, 50, 100	•		1			1		kΩ

PARAMETER	CONDITIONS		LTC6910-1C/I		LTC69		UNIT
Specifications for LTC6910-1 Only	CONDITIONS		IVIIIV III	IVIAA	IVIIIV III	IVIAA	ONT
DC Small-Signal Output Resistance	Gain = 0 Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50 Gain = 100		0.4 0.7 1 1.9 3.4 6.4 15		0.4 0.7 1 1.9 3.4 6.4 15) 	Ω Ω Ω Ω Ω Ω Ω
Gain-Bandwidth Product	Gain = 100, f _{IN} = 200kHz	•	8 11 6 11	14 16	8 11 5 11	14 16	MHz MHz
Wideband Noise (Referred to Input)	f = 1kHz to 200kHz Gain = 0 Output Noise Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50 Gain = 100		3.8 10.7 7.3 5.2 4.5 4.2 3.9 3.4	7	3.8 10. 7.3 5.2 4.5 4.2 3.9	7	μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS}
Voltage Noise Density (Referred to Input)	f = 50kHz Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50 Gain = 100		24 16 12 10 9.4 8.7 7.6		24 16 12 10 9.4 8.7		nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Total Harmonic Distortion	Gain = 10, f _{IN} = 10kHz, V _{OUT} = 1V _{RMS}		-90 0.00		-90 0.00		dB %
	Gain = 10, f _{IN} = 100kHz, V _{OUT} = 1V _{RMS}		-77 0.01		-77 0.01		dB %
AGND (Common Mode) Input Voltage Range (Note 10)	$V_S = 2.7V$ $V_S = 5V$ $V_S = \pm 5V$	•	0.55 0.7 -4.3	1.6 3.65 3.5	0.7 1 -4.3	1.5 3.25 3.35	V V V

			LTC691	0-2C/LT	C6910-2	L1	C6910-	-2H	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Specifications for LTC6910-2 Only	,								
Voltage Gain (Note 7)	V _S = 2.7V, Gain = 1, R _L = 10k	•	-0.06	0	0.08	-0.07	0	0.08	dB
	$V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.1	-0.02	0.06	-0.11	-0.02	0.06	dB
	V _S = 2.7V, Gain = 2, R _L = 10k	•	5.96	6.02	6.1	5.95	6.02	6.1	dB
	V _S = 2.7V, Gain = 4, R _L = 10k	•	11.9	12.02	12.12	11.9	12.02	12.12	dB
	$V_S = 2.7V$, Gain = 8, R _L = 10k V _S = 2.7V, Gain = 8, R _L = 500 Ω	•	17.8 17.65	17.98 17.95	18.15 18.15	17.8 17.55	17.98 17.95	18.15 18.15	dB dB
	V _S = 2.7V, Gain = 16, R _L = 10k	•	23.75	24	24.2	23.75	24	24.2	dB
	V _S = 2.7V, Gain = 32, R _L = 10k	•	29.7	30	30.2	29.65	30	30.2	dB
	V _S = 2.7V, Gain = 64, R _L = 10k V _S = 2.7V, Gain = 64, R _L = 500Ω	•	35.3 33.2	35.75 34.8	36.2 36.2	35.2 32.7	35.75 34.8	36.2 36.2	dB dB
	$V_S = 5V$, Gain = 1, $R_L = 10k$ $V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.06 -0.1	0 -0.01	0.08 0.08	-0.06 -0.11	0 -0.01	0.08 0.08	dB dB
	V _S = 5V, Gain = 2, R _L = 10k	•	5.96	6.02	6.1	5.96	6.02	6.1	dB
	V _S = 5V, Gain = 4, R _L = 10k	•	11.85	12.02	12.15	11.85	12.02	12.15	dB
	$V_S = 5V$, Gain = 8, R _L = 10k $V_S = 5V$, Gain = 8, R _L = 500 Ω	•	17.85 17.65	18 17.9	18.15 18.15	17.85 17.6	18 17.9	18.15 18.15	dB dB
	V _S = 5V, Gain = 16, R _L = 10k	•	23.85	24	24.15	23.78	24	24.15	dB
	V _S = 5V, Gain = 32, R _L = 10k	•	29.7	30	30.2	29.7	30	30.2	dB
	$V_S = 5V$, Gain = 64, $R_L = 10k$ $V_S = 5V$, Gain = 64, $R_L = 500\Omega$	•	35.6 33.8	35.9 35	36.2 36	35.5 33.2	35.9 35	36.2 36	dB dB
	$V_S = \pm 5V$, Gain = 1, R _L = 10k $V_S = \pm 5V$, Gain = 1, R _L = 500 Ω	•	-0.05 -0.1	0 -0.01	0.07 0.08	-0.05 -0.1	0 -0.01	0.07 0.08	dB dB
	V _S = ±5V, Gain = 2, R _L = 10k	•	5.96	6.02	6.1	5.96	6.02	6.1	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 10k$	•	11.9	12.02	12.15	11.9	12.02	12.15	dB
	$V_S = \pm 5V$, Gain = 8, R _L = 10k $V_S = \pm 5V$, Gain = 8, R _L = 500 Ω	•	17.85 17.80	18 17.95	18.15 18.1	17.85 17.72	18 17.95	18.15 18.1	dB dB
	$V_S = \pm 5V$, Gain = 16, R _L = 10k	•	23.85	24	24.15	23.8	24	24.15	dB
	$V_S = \pm 5V$, Gain = 32, R _L = 10k	•	29.85	30	30.15	29.78	30	30.15	dB
	$V_S = \pm 5V$, Gain = 64, R _L = 10k $V_S = \pm 5V$, Gain = 64, R _L = 500 Ω	•	35.7 34.2	35.95 35.3	36.2 36.2	35.7 33.8	35.95 35.3	36.2 36.2	dB dB
Offset Voltage Magnitude (Internal Op Amp) (V _{OS(OA)}) (Note 8)		•		1.5	9		1.5	11	mV
Offset Voltage Drift (Internal Op Amp) (Note 8)		•		6			8		μV/°C
Offset Voltage Magnitude	Gain = 1	•		3	15		3	17	mV
(Referred to "IN" Pin) (V _{OS(IN)})	Gain = 8	•		2	10		2	12	mV
DC Input Resistance (Note 9)	DC V _{IN} = 0V Gain = 0 Gain = 1	•		>100 10			>100 10		MΩ kΩ
	Gain = 2	•		5			5		kΩ
	Gain = 4 Gain = 8, 16, 32, 64	•		2.5 1.25			2.5 1.25		kΩ kΩ

			LTC691	0-2C/LT	C6910-21	LTC6910-2H			
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Specifications for LTC6910-2 Only			•						
DC Small-Signal Output Resistance	Gain = 0			0.4			0.4	,	Ω
	Gain = 1			0.7			0.7		Ω
	Gain = 2			1			1		Ω
	Gain = 4			1.6			1.6		Ω
	Gain = 8			2.8			2.8		Ω
	Gain = 16			5			5		Ω
	Gain = 32			10			10		Ω
	Gain = 64			20			20		Ω
Gain-Bandwidth Product	Gain = 64, f _{IN} = 200kHz		9	13	16	9	13	16	MHz
		•	7	13	19	7	13	19	MHz
Wideband Noise (Referred to Input)	f = 1kHz to 200kHz								
	Gain = 0 Output Noise			3.8			3.8		μV_{RMS}
	Gain = 1			10.7			10.7		μV_{RMS}
	Gain = 2			7.3			7.3		μV_{RMS}
	Gain = 4			5.3			5.3		μV_{RMS}
	Gain = 8			4.6			4.6		μV_{RMS}
	Gain = 16			4.2			4.2		μV_{RMS}
	Gain = 32			4			4		μV_{RMS}
	Gain = 64			3.6			3.6		μV _{RMS}
Voltage Noise Density (Referred to Input)	f = 50kHz								
	Gain = 1			24			24		nV/√Hz
	Gain = 2			16			16		nV/√Hz
	Gain = 4			12			12		nV/√Hz
	Gain = 8			10.3			10.3		nV/√Hz
	Gain = 16			9.4			9.4		nV/√Hz
	Gain = 32			9			9		nV/√Hz
	Gain = 64			8.1			8.1		nV/√Hz
Total Harmonic Distortion	Gain = 8, f_{IN} = 10kHz, V_{OUT} = 1 V_{RMS}			-90			-90		dB
				0.003			0.003		%
	Gain = 8, f_{IN} = 100kHz, V_{OUT} = 1 V_{RMS}			- 77			– 77		dB
				0.014			0.014		%
AGND (Common Mode) Input Voltage Range	$V_{S} = 2.7V$	•	0.85		1.55	0.85		1.55	V
(Note 10)	$V_S = 5V$	•	0.7		3.6	0.7		3.6	V
	$V_S = \pm 5V$		-4.3		3.4	-4.3		3.4	V

				0-3C/LT(C6910-3I	LT			
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Specifications for LTC6910-3 Only									
Voltage Gain (Note 7)	$V_S = 2.7V$, Gain = 1, $R_L = 10k$ $V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.05 -0.1	0 -0.02	0.07 0.06	-0.05 -0.11	0 -0.02	0.09 0.06	dB dB
	V _S = 2.7V, Gain = 2, R _L = 10k	•	5.93	6.02	6.08	5.93	6.02	6.09	dB
	V _S = 2.7V, Gain = 3, R _L = 10k	•	9.35	9.5	9.7	9.35	9.5	9.75	dB
	$V_S = 2.7V$, Gain = 4, $R_L = 10k$ $V_S = 2.7V$, Gain = 4, $R_L = 500\Omega$	•	11.9 11.8	11.98 11.98	12.2 12.2	11.9 11.75	11.98 11.98	12.2 12.2	dB dB
	$V_S = 2.7V$, Gain = 5, R _L = 10k	•	13.85	13.92	14.05	13.8	13.92	14.05	dB
	V _S = 2.7V, Gain = 6, R _L = 10k	•	15.4	15.5	15.6	15.4	15.5	15.6	dB
	$V_S = 2.7V$, Gain = 7, $R_L = 10k$ $V_S = 2.7V$, Gain = 7, $R_L = 500\Omega$	•	16.7 16.55	16.85 16.8	17 17	16.7 16.47	16.85 16.8	17 17	dB dB
	$V_S = 5V$, Gain = 1, $R_L = 10k$ $V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.05 -0.1	0 -0.01	0.07 0.08	-0.05 -0.1	0 -0.01	0.07 0.08	dB dB
	V _S = 5V, Gain = 2, R _L = 10k	•	5.96	6.02	6.08	5.96	6.02	6.08	dB
	V _S = 5V, Gain = 3, R _L = 10k	•	9.45	9.54	9.65	9.45	9.54	9.65	dB
	$V_S = 5V$, Gain = 4, R _L = 10k $V_S = 5V$, Gain = 4, R _L = 500 Ω	•	11.85 11.8	12.02 11.95	12.15 12.15		12.02 11.95		dB dB
	V _S = 5V, Gain = 5, R _L = 10k	•	13.8	13.95	14.05	13.8	13.95	14.05	dB
	V _S = 5V, Gain = 6, R _L = 10k	•	15.35	15.5	15.65	15.35	15.5	15.65	dB
	$V_S = 5V$, Gain = 7, $R_L = 10k$ $V_S = 5V$, Gain = 7, $R_L = 500\Omega$	•	16.7 16.6	16.85 16.8	17 17	16.7 16.5	16.85 16.8	17 17	dB dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$ $V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.06 -0.1	0 -0.01	0.07 0.08	-0.06 -0.12	0 -0.01	0.07 0.08	dB dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$	•	5.96	6.02	6.08	5.96	6.02	6.08	dB
	$V_S = \pm 5V$, Gain = 3, $R_L = 10k$	•	9.4	9.54	9.65	9.4	9.54	9.65	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 10k$ $V_S = \pm 5V$, Gain = 4, $R_L = 500\Omega$	•	11.85 11.8	12 12	12.2 12.2	11.85 11.8	12 12	12.2 12.2	dB dB
	$V_S = \pm 5V$, Gain = 5, $R_L = 10k$	•	13.8	13.95	14.1	13.8	13.95	14.1	dB
	$V_S = \pm 5V$, Gain = 6, $R_L = 10k$	•	15.35	15.5	15.7	15.35	15.5	15.7	dB
	$V_S = \pm 5V$, Gain = 7, $R_L = 10k$ $V_S = \pm 5V$, Gain = 7, $R_L = 500\Omega$	•	16.7 16.65	16.85 16.8	17.05 17	16.7 16.6	16.85 16.8	17.05 17	dB dB
Offset Voltage Magnitude (Internal Op Amp) (V _{OS(OA)}) (Note 8)		•		1.5	8		1.5	8	mV
Offset Voltage Drift (Internal Op Amp) (Note 8)		•		6			8		μV/°C
Offset Voltage Magnitude (Referred to "IN" Pin) (V _{OS(IN)})	Gain = 1 Gain = 4	•		3 1.9	15 10		3 1.9	15 10	mV mV
DC Input Resistance (Note 9)	DC V _{IN} = 0V Gain = 0 Gain = 1 Gain = 2 Gain = 3 Gain = 4 Gain = 5	•		>100 10 5 3.3 2.5 2			>100 10 5 3.3 2.5 2		MΩ kΩ kΩ kΩ kΩ
	Gain = 6 Gain = 7			1.7 1.4			1.7 1.4		kΩ kΩ

			LTC6910-3C/LTC6910-3	LTC6910-2H	
PARAMETER	CONDITIONS		MIN TYP MAX	MIN TYP MAX	UNIT
Specifications for LTC6910-3 Only					
DC Small-Signal Output Resistance	Gain = 0		0.4	0.4	Ω
	Gain = 1		0.7	0.7	Ω
	Gain = 2		1	1	Ω
	Gain = 3		1.3	1.3	Ω
	Gain = 4		1.6	1.6	Ω
	Gain = 5		1.9	1.9	Ω
	Gain = 6		2.2	2.2	Ω
	Gain = 7		2.5	2.5	Ω
Gain-Bandwidth Product	Gain = 7, f _{IN} = 200kHz	•	11	11	MHz
Wideband Noise (Referred to Input)	f = 1kHz to 200kHz				
	Gain = 0 Output Noise		3.8	3.8	μV_{RMS}
	Gain = 1		10.7	10.7	μV_{RMS}
	Gain = 2		7.3	7.3	μV_{RMS}
	Gain = 3		6.1	6.1	μV_{RMS}
	Gain = 4		5.3	5.3	μV_{RMS}
	Gain = 5		5.2	5.2	μV_{RMS}
	Gain = 6		4.9	4.9	μV_{RMS}
	Gain = 7	\perp	4.7	4.7	μV _{RMS}
Voltage Noise Density (Referred to Input)	f = 50kHz				
	Gain = 1		24	24	nV/√Hz
	Gain = 2		16	16	nV/√Hz
	Gain = 3		14	14	nV/√Hz
	Gain = 4		12	12	nV/√Hz
	Gain = 5		11.6	11.6	nV/√Hz
	Gain = 6		11.2 10.5	11.2 10.5	nV/√Hz
	Gain = 7				nV/√Hz
Total Harmonic Distortion	Gain = 4, f_{IN} = 10kHz, V_{OUT} = 1 V_{RMS}		-90 0.003	-90 0.003	dB %
	0: 4: 4:00111 1/4				
	Gain = 4, f_{IN} = 100kHz, V_{OUT} = 1 V_{RMS}		-80 0.01	-80 0.01	dB %
AGND (Common Mode) Input Voltage Range	V _S = 2.7V	•	0.85 1.55	0.85 1.55	V
(Note 10)	$V_S = 5V$		0.7 3.6	0.7 3.6	V
($V_S = \pm 5V$	•	-4.3 3.4	-4.3 3.4	V

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The LTC6910-XC and LTC6910-XI are guaranteed functional over the operating temperature range of -40° C to 85°C. The LTC6910-XH are guaranteed functional over the operating temperature range of -40° C to 125°C.

Note 3: The LTC6910-XC are guaranteed to meet specified performance from 0°C to 70°C. The LTC6910-XC are designed, characterized and expected to meet specified performance from –40°C to 85°C but are not tested or QA sampled at these temperatures. LTC6910-XI are guaranteed to meet specified performance from –40°C to 85°C. The LTC6910-XH are guaranteed to meet specified performance from –40°C to 125°C.

Note 4: Operating all three logic inputs at 0.5V causes the supply current to increase typically 0.1mA from this specification.

Note 5: Output voltage swings are measured as differences between the output and the respective supply rail.

Note 6: Extended operation with output shorted may cause junction temperature to exceed the 150°C limit and is not recommended.


Note 7: Gain is measured with a DC large-signal test using an output excursion between approximately 30% and 70% of supply voltage.


Note 8: Offset voltage referred to "IN" pin is (1 + 1/G) times offset voltage of the internal op amp, where G is nominal gain magnitude. See Applications Information.


Note 9: Input resistance can vary by approximately ±30% part-to-part at a given gain setting.


Note 10: At limits of AGND input range, open-loop gain of internal op amp may be greater than, or as much as 15dB below, its value at nominal AGND value.


TYPICAL PERFORMANCE CHARACTERISTICS (LTC6910-1)

















LTC6910-1 Noise Density




LTC6910-1 Distortion with Light








LTC6910-1 THD + Noise


TYPICAL PERFORMANCE CHARACTERISTICS (LTC6910-2)

















LTC6910-2 Noise Density





LTC6910-2 Distortion with Light








TYPICAL PERFORMANCE CHARACTERISTICS (LTC6910-3)



















LTC6910-3 Distortion with Light





LTC6910-3 THD + Noise

PIN FUNCTIONS

OUT (Pin 1): Analog Output. This is the output of an internal operational amplifier and swings to near the power supply rails (V⁺ and V⁻) as specified in the Electrical Characteristics table. The internal op amp remains active at all times, including the zero gain setting (digital input 000). As with other amplifier circuits, loading the output as lightly as possible will minimize signal distortion and gain error. The Electrical Characteristics table shows performance at output currents up to 10mA and current limits that occur when the output is shorted to mid-supply at 2.7V and ±5V supplies. Signal outputs above 10mA are possible but current-limiting circuitry will begin to affect amplifier performance at approximately 20mA, Long-term operation above 20mA output is not recommended. Do not exceed maximum junction temperature of 150°C. The output will drive capacitive loads up to 50pF. Capacitances higher than 50pF should be isolated by a series resistor to preserve AC stability.

AGND (Pin 2): Analog Ground. The AGND pin is at the midpoint of an internal resistive voltage divider, developing a potential halfway between the V⁺ and V⁻ pins, with an equivalent series resistance to the pin of nominally $5k\Omega$ (Figure 4). AGND is also the noninverting input of the internal op amp, which makes it the ground reference voltage for the IN and OUT pins. Because of this, very "clean" grounding is important, including an analog ground plane surrounding the package.

Recommended analog ground plane connection depends on how power is applied to the LTC6910-X (Figures 1, 2, and 3). Single power supply applications typically use V⁻ for the system signal ground. The analog ground plane in single-supply applications should therefore tie to V⁻, and the AGND pin should be bypassed to this ground plane by a high quality capacitor of at least 1µF (Figure 1). The AGND pin then provides an internal analog reference voltage at half the supply voltage (with internal resistance of approximately $5k\Omega$) which is the center of the swing range for both input and output. Dual supply applications with symmetrical supplies (such as ±5V) have a natural system ground at zero volts, which can drive the analog ground plane; AGND then connects directly to the ground plane, making zero volts the input and output reference voltage for the LTC6910-X (Figure 2). Finally, if a dual power supply is asymmetrical, the supply ground is still the natural ground plane voltage. To maximize signal swing capability with an asymmetrical supply, however, it is often desirable to refer the LTC6910-X's analog input and output to a voltage equidistant from the two supply rails V⁺ and V⁻. The AGND pin will provide such a potential when open-circuited and bypassed with a capacitor (Figure 3), just as with a single power supply, but now the ground plane connection is different and the LTC6910-X's V⁺ and V⁻ pins are both isolated from this ground plane.




Figure 1. Single Supply Ground Plane Connection




Figure 2. Symmetrical Dual Supply Ground Plane Connection




Figure 3. Asymmetrical Dual Supply Ground Plane Connection

PIN FUNCTIONS

Where AGND does not connect to a ground plane, as in Figures 1 and 3, it is important to AC-bypass the AGND pin. This is especially true when AGND is used as a reference voltage for other circuitry. Also, without a bypass capacitor, wideband noise will enter the signal path from the internal voltage divider resistors that set the DC voltage on AGND. This noise can reduce SNR by 3dB at high gain settings. The resistors present a Thévenin equivalent of approximately 5k to the AGND pin. An external capacitor from AGND to the ground plane, whose impedance is well below 5k at frequencies of interest, will suppress this noise. A 1µF high quality capacitor is effective in suppressing resistor noise for frequencies down to 1kHz. Larger capacitors extend this suppression to proportionately lower frequencies. This issue does not arise in symmetrical dual supply applications (Figure 2) because AGND goes directly to ground.

In applications requiring an analog ground reference other than halfway between the supply rails, the user can override the built-in analog ground reference by tying the AGND pin to a reference voltage within the AGND voltage range specified in the Electrical Characteristics table. The AGND pin will load the external reference with approximately 5k returned to the mid-supply potential. AGND should still be capacitively bypassed to a ground plane as noted above. Do not connect the AGND pin to the V⁻ pin.

IN (**Pin 3**): Analog Input. The input signal to the amplifier in the LTC6910-X is the voltage difference between the IN and AGND pins. The IN pin connects internally to a digitally controlled resistance whose other end is a current summing point at the same potential as the AGND pin (Figure 4). At unity gain (digital input 001), the value of this input resistance is approximately $10k\Omega$ and the IN voltage range is rail-to-rail (V+ to V⁻). At gain settings above unity (digital input 010 or higher), the input resistance falls. Also, the linear input voltage range falls in inverse proportion to gain. (The higher gains are designed to boost lower level signals with good noise performance.) Tables 1, 2, and 3 summarize this behavior. In the "zero" gain state (digital input 000), analog switches disconnect the IN pin internally and this pin presents a very high

input resistance. The input may vary from rail to rail in the "zero" gain setting but the output is insensitive to it and remains at the AGND potential. Circuitry driving the IN pin must consider the LTC6910-X's input resistance and the variation of this resistance when used at multiple gain settings. Signal sources with significant output resistance may introduce a gain error as the source's output resistance and the LTC6910-X's input resistance form a voltage divider. This is especially true at the higher gain settings where the input resistance is lowest.

In single supply voltage applications at elevated gain settings (digital input 010 or higher), it is important to remember that the LTC6910-X's DC ground reference for both input and output is AGND, not V⁻. With increasing gains, the LTC6910-X's input voltage range for unclipped output is no longer rail-to-rail but shrinks toward AGND. The OUT pin also swings positive or negative with respect to AGND. At unity gain (digital input 001), both IN and OUT voltages can swing from rail to rail (Tables 1, 2, 3).




Figure 4. Block Diagram

PIN FUNCTIONS

 V^- , V^+ (Pins 4, 8): Power Supply Pins. The V^+ and V^- pins should be bypassed with $0.1\mu F$ capacitors to an adequate analog ground plane using the shortest possible wiring. Electrically clean supplies and a low impedance ground are important for the high dynamic range available from the LTC6910-X (see further details under AGND). Low noise linear power supplies are recommended. Switching power supplies require special care to prevent switching noise coupling into the signal path, reducing dynamic range.

GO, **G1**, **G2** (**Pins 5**, **6**, **7**): CMOS-Level Digital Gain-Control Inputs. G2 is the most significant bit (MSB).

These pins control the voltage gain from IN to OUT pins (see Table 1, Table 2 and Table 3). Digital input code 000 causes a "zero" gain with very low output noise. In this "zero" gain state the IN pin is disconnected internally, but the OUT pin remains active and forced by the internal op amp to the voltage present on the AGND pin. Note that the voltage gain from IN to OUT is inverting: OUT and IN pins always swing on opposite sides of the AGND potential. The G pins are high impedance CMOS logic inputs and must be connected (they will float to unpredictable voltages if open circuited). No speed limitation is associated with the digital logic because it is memoryless and much faster than the analog signal path.

Functional Description

The LTC6910 family are small outline, wideband inverting DC amplifiers whose voltage gain is digitally programmable. Each delivers a choice of eight voltage gains, controlled by the 3-bit digital inputs to the G pins, which accept CMOS logic levels. The gain code is always monotonic; an increase in the 3-bit binary number (G2 G1 G0) causes an increase in the gain. Table 1, Table 2 and Table 3 list the nominal voltage gains for LTC6910-1, LTC6910-2 and LTC6910-3 respectively. Gain control within each amplifier occurs by switching resistors from a matched array in or out of a closed-loop op amp circuit using MOS analog switches (Figure 4). Bandwidth depends on gain setting. Curves in the Typical Performance Characteristics section show measured frequency responses.

Digital Control

Logic levels for the LTC6910-X digital gain control inputs (Pins 5, 6, 7) are nominally rail-to-rail CMOS. Logic 1 is V⁺, logic 0 is V⁻ or alternatively 0V when using ±5V supplies. The part is tested with the values listed in the Electrical Characteristics table (Digital Input "High" and "Low" Voltages), which are 10% and 90% of full excursion on the inputs. That is, the tested logic levels are 0.27V and 2.43V with a 2.7V supply, 0.5V and 4.5V levels with 0V and 5V supply rails, and 0.5V and 4.5V logic levels at ±5V supplies. Do not attempt to drive the digital inputs with TTL logic levels (such as HCT or LS logic), which normally do not swing near +5V. TTL sources should be adapted with CMOS drivers or suitable pull-up resistors to 5V so that they will swing to the positive rail.

Timing Constraints

Settling time in the CMOS gain-control logic is typically several nanoseconds and faster than the analog signal path. When amplifier gain changes, the limiting timing is analog, not digital, because the effects of digital input changes are observed only through the analog output (Figure 4). The LTC6910-X's logic is static (not latched) and therefore lacks bus timing requirements. However, as with any programmable-gain amplifier, each gain change causes an output transient as the amplifier's output

moves, with finite speed, toward a differently scaled version of the input signal. Varying the gain faster than the output can settle produces a garbled output signal. The LTC6910-X analog path settles with a characteristic time constant or time scale, τ , that is roughly the standard value for a first order band limited response:

$$\tau = 1 / (2 \pi f_{-3dB}),$$

where $f_{\text{-}3dB}$ is the -3dB bandwidth of the amplifier. For example, when the upper -3dB frequency is 1MHz, τ is about 160ns. The bandwidth, and therefore τ , varies with gain (see Frequency Response and -3dB Bandwidth curves in Typical Performance Characteristics). After a gain change it is the *new* gain value that determines the settling time constant. Exact settling timing depends on the gain change, the input signal and the possibility of slew limiting at the output. However as a basic guideline, the range of τ is 20ns to 1400ns for the LTC6910-1, 20ns to 900ns for the LTC6910-2 and 20ns to 120ns for the LTC6910-3. These numbers correspond to the ranges of -3dB Bandwidth in the plots of that title under Typical Performance Characteristics.

Offset Voltage vs Gain Setting

The electrical tables list DC offset (error) voltage at the inputs of the internal op-amp in Figure 4, $V_{OS(OA)}$, which is the source of DC offsets in the LTC6910-X. The tables also show the resulting, gain dependent offset voltage referred to the IN pin, $V_{OS(IN)}$. These two measures are related through the feedback/input resistor ratio, which equals the nominal gain-magnitude setting, G:

$$V_{OS(IN)} = (1 + 1/G) V_{OS(OA)}$$

Offset voltages at any gain setting can be inferred from this relationship. For example, an internal offset $V_{OS(OA)}$ of 1mV will appear referred to the IN pin as 2mV at a gain setting G of 1, or 1.5mV at a gain setting of 2. At high gains, $V_{OS(IN)}$ approaches $V_{OS(OA)}$. (Offset voltage can be of either polarity; it is a statistical parameter centered on zero.) The MOS input circuitry of the internal op amp in Figure 4 draws negligible input currents (unlike some op amps), so only $V_{OS(OA)}$ and G affect the overall amplifier's offset.

Offset Nulling and Drift

Because internal op amp offset voltage $V_{OS(OA)}$ is gain independent as noted above, offset trimming can be readily added at the AGND pin, which drives the noninverting input of the internal op amp. Such a trim shifts the AGND voltage slightly from the system's analog ground reference, where AGND would otherwise connect directly. This is convenient when a low resistance analog ground potential or analog ground reference exists, for the return of a voltage divider as in Figure 5a. When adjusted for zero DC output voltage when the LTC6910-X has zero DC input voltage, this DC nulling will hold at other gain settings also.

Figure 5a shows the basic arrangement for dual-supply applications. A voltage divider (R1 and R2) scales external reference voltages $\pm V_{REF}$ and $-V_{REF}$ to a range equaling or slightly exceeding the approximately ± 10 mV op amp offset-voltage range. Resistor R1 is chosen to drop the ± 10 mV maximum trim voltage when the potentiometer is set to either end. Thus if V_{REF} is 5V, R1 should be about ± 100 Note also that the two internal 10k resistors in Figure 4 tend to bias AGND toward the mid-point of V⁺ and V⁻. The external voltage divider will swamp this effect if R1 is much less than 5k Ω . When considering the effect of the internal 10k resistors, note that they form a Thévenin equivalent of 5k in series with an open-circuit voltage at the halfway potential (V⁺ + V⁻)/2. (Although

tightly matched, these internal 10k resistors also have an absolute tolerance of up to $\pm 30\%$ and a temperature coefficient of typically $-30\text{ppm/}^{\circ}\text{C.}$) Also, as described under Pin Functions for AGND, a bypass capacitor C1 is always advisable when AGND is not connected directly to a ground plane.

With this trim technique in place, the remaining DC offset sources are drifts with temperature (typically $6\mu V/^{\circ}C$ referred to $V_{OS(OA)}$), shifts in the LTC6910-X's supply voltage divided by the PSRR factors, supply voltage shifts coupling through the two 10k internal resistors of Figure 4, and of course any shifts in the reference voltages that supply $+V_{REF}$ and $-V_{REF}$ in Figure 5a.

Figure 5b illustrates how to make an offset voltage adjustment relative to the mid-supply potential in single supply applications. Resistor values shown provide at least a ± 10 mV adjustment range assuming the minimum values for the internal resistors at pin 2 and a supply potential of 5V. For single supply systems where all circuitry is DC referenced to some other fixed bias potential, an offset adjustment scheme is shown in Figure 5c. A low value for R1 overrides the internal resistors at pin 2 and applies the system DC bias to the LTC6910. Actual values for the adjustment components depend on the magnitude of the DC bias voltage. Offset adjustment component values shown are an example with a single 5V V_{CC} supply and a 1.25V system DC reference voltage.




Figure 5a. Offset Nulling (Dual Supplies)




Figure 5b. Offset Nulling (Single Supply, Half Supply Reference)




Figure 5c. Offset Nulling (Single Supply, External Reference)

Analog Input and DC Levels

As described in Tables 1, 2 and 3 and under Pin Functions, the IN pin presents a variable input resistance returned internally to a potential equal to that at the AGND pin (within a small offset-voltage error). This input resistance varies with digital gain setting, becoming infinite (open circuit) at "zero" gain (digital input 000), and as low as $1k\Omega$ at high gain settings. It is important to allow for this input-resistance variation with gain, when driving the LTC6910-X from other circuitry. Also, as the gain increases above unity, the DC linear input-voltage range (corresponding to rail-to-rail swing at the OUT pin) shrinks toward the AGND potential. The output swings positive or negative around the AGND potential (in the opposite direction from the input, because the gain is inverting).

AC-Coupled Operation

Adding a capacitor in series with the IN pin makes the LTC6910-X into an AC-coupled amplifier, suppressing the source's DC level (and even minimizing the offset voltage from the LTC6910-X itself). No further components are required because the input of the LTC6910-X biases itself correctly when a series capacitor is added. The IN pin connects to an internal variable resistor (and floats when DC open-circuited to a well defined voltage equal to the AGND input voltage at nonzero gain settings). The value of this internal input resistor varies with gain setting over a total range of about 1k to 10k, depending on version (the rightmost columns of Table 1, Table 2 and Table 3). Therefore, with a series input capacitor the low frequency cutoff will also vary with gain. For example, for a low frequency corner of 1kHz or lower, use a series capacitor of 0.16µF or larger. A 0.16µF capacitor has a reactance of $1k\Omega$ at 1kHz, giving a 1kHz lower -3dB frequency for gain settings of 10V/V through 100V/V in the LTC6910-1. If the LTC6910-1 is operated at lower gain settings with an 0.16µF input capacitor, the higher input resistance will reduce the lower corner frequency down to 100Hz at a gain setting of 1V/V. These frequencies scale inversely with the value of the input capacitor.

Note that operating the LTC6910-X in zero gain mode (digital inputs 000) open circuits the IN pin and this demands some care if employed with a series input capacitor. When the chip enters the zero gain mode, the opened IN pin tends to freeze the voltage across the capacitor to the value it held just before the zero gain state. This can place the IN pin at or near the DC potential of a supply rail (the IN pin may also drift to a supply potential in this state due to small junction leakage currents). To prevent driving the IN pin outside the supply limit and potentially damaging the chip, avoid AC input signals in the zero gain state with a series capacitor. Also, switching later to a nonzero gain value will cause a transient pulse at the output of the LTC6910-X (with a time constant set by the capacitor value and the new LTC6910-X input resistance value). This occurs because the IN pin returns to the AGND potential and transient current flows to charge the capacitor to a new DC drop.

SNR and Dynamic Range

The term "dynamic range" is much used (and abused) with signal paths. Signal-to-noise ratio (SNR) is an unambiguous comparison of signal and noise levels, measured in the same way and under the same operating conditions. In a variable gain amplifier, however, further characterization is useful because both noise and maximum signal level in the amplifier will vary with the gain setting, in general. In the LTC6910-X, maximum output signal is independent of gain (and is near the full power supply voltage, as detailed in the Swing sections of the Electrical Characteristics table). The maximum input level falls with increasing gain, and the input-referred noise falls as well (as listed also in the table). To summarize the useful signal range in such an amplifier, we define Dynamic Range (DR) as the ratio of maximum input (at unity gain) to minimum input-referred noise (at maximum gain). (These two numbers are measured commensurately, in RMS Volts. For deterministic signals such as sinusoids, $1V_{RMS} =$ 2.828V_{P-P}.) This DR has a physical interpretation as the range of signal levels that will experience an SNR above unity V/V or 0dB. At a 10V total power supply, DR in the

LTC6910-1 (gains 0V to 100V/V) is typically 120dB (the ratio of a nominal 9.9V_{P-P}, or 3.5V_{RMS}, maximum input to the 3.4µV_{RMS} high gain input noise). The corresponding DR for the LTC6910-2 (gains 0V to 64V) is also 120dB; for the LTC6910-3 (gains 0V to 7V/V) it is 117dB. The SNR from an amplifier is the ratio of input level to input-referred noise, and can be 110dB with the LTC6910 family at unity gain.

Construction and Instrumentation Cautions

Electrically clean construction is important in applications seeking the full dynamic range of the LTC6910-X amplifier. Short, direct wiring will minimize parasitic capacitance and inductance. High quality supply bypass capacitors of 0.1µF near the chip provide good decoupling from a clean, low inductance power source. But several cm of wire (i.e., a few microhenrys of inductance) from the power supplies, unless decoupled by substantial capacitance (≥10µF) near the chip, can cause a high-Q LC resonance in the hundreds of kHz in the chip's supplies or ground reference. This may impair circuit performance at those frequencies. A compact, carefully laid out printed circuit board with a good ground plane makes a significant difference in minimizing distortion. Finally, equipment to measure amplifier performance can itself introduce distortion or noise floors. Checking for these limits with a wire replacing the chip is a prudent routine procedure.

Expanding an ADC's Dynamic Range

Figure 6 shows a compact data acquisition system for wide ranging input levels. This figure combines an LTC6910-X programmable amplifier (8-lead TSOT-23) with an LTC1864 analog-to-digital converter (ADC) in an 8-lead MSOP. This ADC has 16-bit resolution and a maximum sampling rate of 250ksps. An LTC6910-1, for example, expands the ADC's input amplitude range by 40dB while operating from the same single 5V supply. The 499 Ω resistor and 270pF capacitor couple cleanly between the LTC6910-X's output and the switched-capacitor input of the LTC1864. The 270pF capacitor should be an NPO or X7R type, and lead length and inductance in the connections to the LTC1864 inputs must be minimized, to achieve the full performance capability of this circuit. (See LTC 1864 data sheet for further general information.)

At a gain setting of 10V/V in an LTC6910-1 (digital input 100) and a 250ksps sampling rate in the LTC1864, a 10kHz input signal at 60% of full scale shows a THD of -87dB at the digital output of the ADC. 100kHz input signals under the same conditions produce THD values around -75dB. Noise effects (both random and quantization) in the ADC are divided by the gain of the amplifier when referred to V_{IN} in Figure 4. Because of this, the circuit can acquire a signal that is 40dB down from full scale of $5V_{P-P}$ with an SNR of over 70dB. Such performance from an ADC alone (70 + 40 = 110dB of useful dynamic range at 250ksps), if available, would be far more expensive.




Figure 6. Expanding an ADC's Dynamic Range

Low Noise AC Amplifier with Programmable Gain and Bandwidth

Analog data acquisition can exploit band limiting as well as gain to suppress unwanted signals or noise. Tailoring an analog front end to both the level and bandwidth of each source maximizes the resulting SNR.

Figure 7 shows a block diagram and Figure 8 the practical circuit for a low noise amplifier with gain and bandwidth independently programmable over 100:1 ranges. One LTC6910-X controls the gain and another controls the bandwidth. An LT1884 dual op amp forms an integrating lowpass loop with capacitor C2 to set the programmable

upper corner frequency. The LT1884 also supports rail-to-rail output swings over the total supply voltage range of 2.7V to 10.5V. AC coupling through capacitor C1 establishes a fixed low frequency corner of 1Hz, which can be adjusted by changing C1. Alternatively, shorting C1 makes the amplifier DC coupled. (If DC gain is not needed, however, the AC coupling suppresses several error sources: any shifts in DC levels, low frequency noise and all amplifier DC offset voltages other than the low internally trimmed LT1884 offset in the integrating amplifier. If desired, another coupling capacitor in series with the input can relax the requirements on DC input level as well.)





Figure 7. Block Diagram of an AC Amplifier with Programmable Gain and Bandwidth

Measured frequency responses in Figure 8 with LTC6910-1 PGAs demonstrate bandwidth settings of 10Hz, 100Hz and 1kHz, with digital codes at the BW inputs of respectively 001, 100 and 111, and unity gain in each case. By scaling C2, this circuit can serve other bandwidths, such as a maximum of 10kHz with $0.1\mu F$ using

LT1884 (gain-bandwidth product around 1MHz). Noise floor from internal sources yields an output SNR of 76dB with $10mV_{P-P}$ input, gain of 100 and 100Hz bandwidth; for $100mV_{P-P}$ input, gain of 10 and 1000Hz bandwidth it is 64dB.



Gain vs Frequency





Figure 8. Low Noise AC Amplifier with Programmable Gain and Bandwidth

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC6910#packaging for the most recent package drawings.

TS8 Package 8-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1637 Rev A)



REVISION HISTORY (Revision history begins at Rev B)


REV	DATE	DESCRIPTION	PAGE NUMBER
В	06/17	Updated Voltage Gain Specs	6, 8

TYPICAL APPLICATION

AC-Coupled Single Supply Amplifiers


			LTC	910-1	LTC6910-2		LTC6910-3	
DIGIT G2	TAL IN G1	PUTS G0	PASSBAND GAIN	LOWER -3dB FREQ (C1 = 1µF)	PASSBAND GAIN	LOWER -3dB FREQ (C1 = 1µF)	PASSBAND GAIN	LOWER –3dB FREQ (C1 = 1µF)
0	0	0	0	_	0	_	0	_
0	0	1	-1	16Hz	-1	16Hz	-1	16Hz
0	1	0	-2	32Hz	-2	32Hz	-2	32Hz
0	1	1	-5	80Hz	-4	64Hz	-3	48Hz
1	0	0	-10	160Hz	-8	127Hz	-4	64Hz
1	0	1	-20	160Hz	-16	127Hz	-5	80Hz
1	1	0	-50	160Hz	-32	127Hz	-6	95Hz
1	1	1	-100	160Hz	-64	127Hz	-7	111Hz

C1 VALUE SETS LOWER CORNER FREQUENCY. THE TABLE SHOWS THIS FREQUENCY WITH C1 = 1μ F. THIS FREQUENCY SCALES INVERSELY WITH C1




PIN 2 (AGND) SETS DC OUTPUT VOLTAGE AND HAS BUILT-IN HALF-SUPPLY REFERENCE WITH INTERNAL RESISTANCE OF 5k. AGND CAN ALSO BE DRIVEN BY A SYSTEM ANALOG GROUND REFERENCE NEAR HALF SUPPLY


Frequency Response, LTC6910-1



Frequency Response, LTC6910-2



Frequency Response, LTC6910-3



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT®1228	100MHz Gain Controlled Transconductance Amplifier	Differential Input, Continuous Analog Gain Control
LT1251/LT1256	40MHz Video Fader and Gain Controlled Amplifier	Two Input, One Output, Continuous Analog Gain Control
LTC1564	10kHz to 150kHz Digitally Controlled Filter and PGA	Continuous Time, Low Noise 8th Order Filter and 4-Bit PGA
LTC6911	Dual Matched Programmable Gain Amplifier	Dual 6910 in a 10 Lead MSOP
LTC6915	Zero Drift Instrumentation Amplifier with Programmable Gain	Zero Drift, Digitally Programmable Gain Up to 4096 V/V

