
### **ABSOLUTE MAXIMUM RATINGS**

| (Note 1)  |
|---|
| Supply Voltage (V <sub>CC</sub> ) 17V                     |
| Input Voltage (SENSE, TIMER) $-0.3V$ to $(V_{CC} + 0.3V)$ |
| Input Voltage (ON)0.3V to 17V                             |
| Output Voltage (GATE) Internally Limited (Note 3)         |
| Operating Temperature Range                               |
| LTC4210-3C/LTC4210-4C0°C to 70°C                          |
| LTC4210-3I/LTC4210-4I                                     |
| Storage Temperature Range65°C to 150°C                    |
| Lead Temperature (Soldering, 10 sec)300°C                 |

## PACKAGE/ORDER INFORMATION



Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/

Consult factory for parts specified with wider operating temperature ranges.

# **ELECTRICAL CHARACTERISTICS**The • denotes specifications which apply over the full operating temperature range, otherwise specifications are T<sub>A</sub> = 25°C. V<sub>CC</sub> = 5V, unless otherwise noted. (Note 2)

| SYMBOL               | PARAMETER                                       | CONDITIONS  |      | MIN                       | TYP                         | MAX                          | UNITS       |
|----------------------|---|---|------|---------------------------|-----------------------------|------------------------------|-------------|
| $\overline{V_{CC}}$  |   | Supply Voltage  | •    | 2.7                       |                             | 7.0                          | V           |
| I <sub>CC</sub>      | V <sub>CC</sub> Supply Current                  |   | •    |                           | 0.75                        | 3.5                          | mA          |
| $V_{LKOR}$           | V <sub>CC</sub> Undervoltage Lockout Release    | V <sub>CC</sub> Rising  | •    | 2.2                       | 2.5                         | 2.65                         | V           |
| V <sub>LKOHYST</sub> | V <sub>CC</sub> Undervoltage Lockout Hysteresis |   |      |                           | 100                         |                              | mV          |
| I <sub>INON</sub>    | ON Pin Input Current                            |   | •    | -10                       | 0                           | 10                           | μА          |
| I <sub>INSENSE</sub> | SENSE Pin Input Current                         | V <sub>SENSE</sub> = V <sub>CC</sub>  | •    | -10                       | 5                           | 10                           | μА          |
| $V_{CB}$             | Circuit Breaker Trip Voltage                    | $V_{CB} = (V_{CC} - V_{SENSE})$   | •    | 44                        | 50                          | 56                           | mV          |
| I <sub>GATEUP</sub>  | GATE Pin Pull-Up Current                        | V <sub>GATE</sub> = 0V  | •    | -5                        | -10                         | -15                          | μА          |
| I <sub>GATEDN</sub>  | GATE Pin Pull-Down Current                      | $V_{TIMER}$ = 1.5V, $V_{GATE}$ = 3V or $V_{ON}$ = 0V, $V_{GATE}$ = 3V or $V_{CC}$ – $V_{SENSE}$ = 100mV, $V_{GATE}$ = 3V                                      |      |                           | 25                          |                              | mA          |
| $\Delta V_{GATE}$    | External N-Channel Gate Drive                   | $\begin{aligned} &V_{GATE}-V_{CC},\ V_{CC}=2.7V\\ &V_{GATE}-V_{CC},\ V_{CC}=3V\\ &V_{GATE}-V_{CC},\ V_{CC}=3.3V\\ &V_{GATE}-V_{CC},\ V_{CC}=5V \end{aligned}$ | •••• | 4.0<br>4.5<br>5.0<br>5.0  | 6.5<br>7.5<br>8.5<br>7.0    | 8<br>10<br>9.7<br>8.0        | V<br>V<br>V |
| V <sub>GATE</sub>    | GATE Pin Voltage                                | V <sub>CC</sub> = 2.7V<br>V <sub>CC</sub> = 3.0V<br>V <sub>CC</sub> = 3.3V<br>V <sub>CC</sub> = 5.0V  | •    | 6.7<br>7.5<br>8.3<br>10.0 | 9.2<br>10.5<br>11.8<br>12.0 | 10.7<br>13.0<br>13.0<br>13.0 | V<br>V<br>V |
| I <sub>TIMERUP</sub> | TIMER Pin Pull-Up Current                       | Initial Cycle, V <sub>TIMER</sub> = 1V<br>During Current Fault Condition, V <sub>TIMER</sub> = 1V   | •    | -2<br>-25                 | -5<br>-60                   | -8.5<br>-100                 | μA<br>μA    |
| I <sub>TIMERDN</sub> | TIMER Pin Pull-Down Current                     | After Current Fault Disappears, V <sub>TIMER</sub> = 1V<br>Under Normal Conditions, V <sub>TIMER</sub> = 1V   | •    |                           | 2<br>100                    | 3.5                          | μA<br>μA    |
| V <sub>TIMER</sub>   | TIMER Pin Threshold                             | High Threshold, TIMER Rising<br>Low Threshold, TIMER Falling  | •    | 1.22<br>0.15              | 1.3<br>0.2                  | 1.38<br>0.25                 | V           |
| V <sub>TMRHYST</sub> | TIMER Low Threshold Hysteresis                  |   |      |                           | 100                         |                              | mV          |
| $\overline{V_{ON}}$  | ON Pin Threshold                                | ON Threshold, ON Rising   | •    | 1.22                      | 1.3                         | 1.38                         | V           |
| V <sub>ONHYST</sub>  | ON Pin Threshold Hysteresis                     |   |      |                           | 80                          |                              | mV          |



**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are  $T_A = 25^{\circ}C$ .  $V_{CC} = 5V$ , unless otherwise noted. (Note 2)


| SYMBOL                    | PARAMETER  | CONDITIONS   | MIN | TYP | MAX | UNITS |
|---------------------------|--|--|-----|-----|-----|-------|
| t <sub>OFF(TMRHIGH)</sub> | Turn-Off Time (TIMER Rise to GATE Fall)          | V <sub>TIMER</sub> = 0V to 2V Step, V <sub>CC</sub> = V <sub>ON</sub> = 5V |     | 1   |     | μS    |
| t <sub>OFF</sub> (ONLOW)  | Turn-Off Time (ON Fall to GATE Fall)             | $V_{ON} = 5V$ to 0V Step, $V_{CC} = 5V$                                    |     | 30  |     | μS    |
| t <sub>OFF(VCCLOW)</sub>  | Turn-Off Time (V <sub>CC</sub> Fall to IC Reset) | $V_{CC} = 5V$ to 2V Step, $V_{ON} = 5V$                                    |     | 30  |     | μs    |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

**Note 3:** An internal Zener clamped the GATE pin to a typical voltage of 12V. External overdrive of the GATE pin beyond the internal Zener voltage may damage the device. Without a limiting resistor, the GATE capacitance must be  $< 0.15 \mu F$  at maximum  $V_{CC}$ .


### TYPICAL PERFORMANCE CHARACTERISTICS




#### **Supply Current vs Temperature**



#### **Undervoltage Lockout Threshold** vs Temperature




### V<sub>GATE</sub> vs Supply Voltage




LTC4210 • G04


#### V<sub>GATE</sub> vs Temperature





#### IGATEUP vs Supply Voltage




### TYPICAL PERFORMANCE CHARACTERISTICS









I<sub>TIMERUP</sub> (In Initial Cycle) vs Supply Voltage









I<sub>TIMERUP</sub> (During Circuit Breaker Delay) vs Supply Voltage




I<sub>TIMERUP</sub> (During Circuit Breaker Delay) vs Temperature








I<sub>TIMERDN</sub> (In Cool-Off Cycle) vs Temperature





421034fa

LTC4210 • G15


## TYPICAL PERFORMANCE CHARACTERISTICS








# TIMER Low Threshold vs Temperature







SUPPLY VOLTAGE (V)


LTC4210 • G20

**ON Pin Threshold** 





### t<sub>OFF(ONLOW)</sub> vs Supply Voltage





### TYPICAL PERFORMANCE CHARACTERISTICS





### PIN FUNCTIONS

**TIMER (Pin 1):** Timer Input Pin. An external capacitor  $C_{TIMER}$  sets a 272.9ms/ $\mu$ F initial timing delay and a 21.7ms/ $\mu$ F circuit breaker delay. The GATE pin turns off whenever the TIMER pin is pulled beyond the COMP2 threshold, such as for overvoltage detection with an external zener.

**GND (Pin 2):** Ground Pin.

**ON (Pin 3):** ON Input Pin. The ON pin comparator has a low-to-high threshold of 1.3V with 80mV hysteresis and a glitch filter. When the ON pin is low, the LTC4210 is reset. When the ON pin goes high, the GATE turns on after the initial timing cycle.


**GATE (Pin 4):** GATE Output Pin. This pin is the high side gate drive of an external N-channel MOSFET. An internal charge pump provides a  $10\mu A$  pull-up current with Zener clamps to  $V_{CC}$  and ground. In overload, the error amplifier

(EA) controls the external MOSFET to maintain a constant load current. An external R-C compensation network should be connected to this pin for current limit loop stability.

**SENSE (Pin 5):** Current Limit Sense Input Pin. A sense resistor between the  $V_{CC}$  and SENSE pins sets the analog current limit. In overload, the EA controls the external MOSFET gate to maintain the SENSE pin voltage at 50mV below  $V_{CC}$ . When the EA is maintaining current limit, the TIMER circuit breaker mode is activated. The current limit loop/circuit breaker mode can be disabled by connecting the SENSE pin to the  $V_{CC}$  pin.

**V<sub>CC</sub>** (**Pin 6**): Positive Supply Input Pin. The operating supply voltage range is between 2.7V to 7V. An undervoltage lockout (UVLO) circuit with a glitch filter resets the LTC4210 when a low supply voltage is detected.

### **BLOCK DIAGRAM**



### APPLICATIONS INFORMATION

#### **Hot Circuit Insertion**

When circuit boards are inserted into live backplanes, the supply bypass capacitors can draw large transient currents from the backplane power bus as they charge. Such transient currents can cause permanent damage to connector pins, glitches on the system supply or reset other boards in the system.

The LTC4210 is designed to turn a printed circuit board's supply voltage ON and OFF in a controlled manner, allowing the circuit board to be safely inserted into or removed from a live backplane. The LTC4210 can reside either on the backplane or on the daughter board for hot circuit insertion applications.

#### Overview

The LTC4210-3/LTC4210-4 is designed to operate over a range of supplies from 2.7V to 7V. Upon insertion, an undervoltage lockout circuit determines if sufficient supply voltage is present. When the ON pin goes high an initial timing cycle assures that the board is fully seated in the backplane before the MOSFET is turned on. A single timer capacitor sets the periods for all of the timer functions. After the initial timing cycle the LTC4210 can either start up in current limit or with a lower load current. Once the external MOSFET is fully enhanced and the supply has ramped up, the LTC4210 monitors the load current through an external sense resistor. Overcurrent faults are actively limited to 50mV/R<sub>SENSE</sub> for a specified circuit breaker timer limit. The LTC4210-3 will automatically retry after a current limit fault while the LTC4210-4 latches off. The LTC4210-3 timer function limits the retry duty cycle to 3.8% for MOSFET cooling.



### **Undervoltage Lockout**

An internal undervoltage lockout (UVLO) circuit resets the LTC4210 if the  $V_{CC}$  supply is too low for normal operation. The UVLO has a low-to-high threshold of 2.5V, a 100mV hysteresis and a high-to-low glitch filter of 30 $\mu s$ . Above 2.5V supply voltage, the LTC4210 will start if the ON pin conditions are met. A short supply dip below 2.4V for less than 30 $\mu s$  is ignored to allow for bus supply transients.

#### **ON Function**

The ON pin is the input to a comparator which has a low-to-high threshold of 1.3V, an 80mV hysteresis and a high-to-low glitch filter of 30µs. A low input on the ON pin resets the LTC4210 TIMER status and turns off the external MOSFET by pulling the GATE pin to ground. A low-to-high transition on the ON pin starts an initial cycle followed by a start-up cycle. A 10k pull-up resistor connecting the ON pin to the supply is recommended. The 10k resistor shunts any potential static charge on the backplane and reduces the overvoltage stress at the ON pin during live insertion. Alternatively, an external resistor divider at the ON pin can be used to program an undervoltage lockout value higher than the internal UVLO circuit. An RC filter can be added at the ON pin to increase the delay time at card insertion if the internal glitch filter delay is insufficient.

#### **GATE Function**

During hot insertion of the PCB, an abrupt application of supply voltage charges the external MOSFET drain/gate capacitance. This can cause an unwanted gate voltage spike. An internal proprietary circuit holds GATE low before the internal circuitry wakes up. This reduces the MOSFET current surges substantially at insertion. The GATE pin is held low in reset mode and during the initial timing cycle. In the start-up cycle the GATE pin is pulled up by a  $10\mu A$  current source. During an overcurrent fault condition, the error amplifier servoes the GATE pin to maintain a constant current to the load until the circuit breaker trips. When the circuit breaker trips, the GATE pin shuts down abruptly.

#### **Current Limit Circuit Breaker Function**

The LTC4210 features a current limiting circuit breaker instead of a traditional comparator circuit breaker. When there is a sudden load current surge, such as a low impedance fault, the bus supply voltage can drop significantly to a point where the power to an adjacent card is affected, causing system malfunctions. The LTC4210 fast response error amplifier (EA) instantly limits current by reducing the external MOSFET GATE pin voltage. This minimizes the bus supply voltage drop and permits power budgeting and fault isolation without affecting neighboring cards. A compensation circuit should be connected to the GATE pin for current limit loop stability.

#### **Sense Resistor Consideration**

The nominal fault current limit is determined by a sense resistor connected between  $V_{CC}$  and the SENSE pin as given by Equation 1.

$$I_{LIMIT(NOM)} = \frac{V_{CB(NOM)}}{R_{SENSE(NOM)}} = \frac{50mV}{R_{SENSE(NOM)}}$$
(1)

The power rating of the sense resistor should be rated at the fault current level.

For proper circuit breaker operation, Kelvin-sense PCB connections between the sense resistor and the LTC4210  $V_{CC}$  and SENSE pins are strongly recommended. The drawing in Figure 1 illustrates the connections between the LTC4210 and the sense resistor. PCB layout should be balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistor should include good thermal management techniques for optimal sense resistor power dissipation.




Figure 1. Making PCB Connections to the Sense Resistor



### **Calculating Current Limit**

For a selected  $R_{SENSE}$ , the nominal load current is given by Equation 1. The minimum load current is given by Equation 2:

$$I_{LIMIT(MIN)} = \frac{V_{CB(MIN)}}{R_{SENSE(MAX)}} = \frac{44mV}{R_{SENSE(MAX)}}$$
(2)

where

$$R_{SENSE(MAX)} = R_{SENSE} \bullet \left(1 + \frac{R_{TOL}}{100}\right)$$

The maximum load current is given by Equation 3:

$$I_{LIMIT(MAX)} = \frac{V_{CB(MAX)}}{R_{SENSE(MIN)}} = \frac{56mV}{R_{SENSE(MIN)}}$$
(3)

where

$$R_{SENSE(MIN)} = R_{SENSE} \cdot \left(1 - \frac{R_{TOL}}{100}\right)$$

If a  $7m\Omega$  sense resistor with  $\pm 1\%$  tolerance is used for current limiting, the nominal current limit is 7.14A. From Equations 2 and 3,  $I_{LIMIT(MIN)} = 6.22A$  and  $I_{LIMIT(MAX)} = 8.08A$ . For proper operation, the minimum current limit must exceed the circuit maximum operating load current with margin. The sense resistor power rating must exceed  $V_{CB(MAX)}^2/R_{SENSE(MIN)}$ .

#### **Frequency Compensation**

A compensation circuit should be connected to the GATE pin for current limit loop stability.

#### Method 1

The simplest frequency compensation network consists of  $R_C$  and  $C_C$  (Figure 2a). The total GATE capacitance is:

$$C_{GATE} = C_{ISS} + C_{C}$$
 (4)

Generally, the compensation value in Figure 2a is sufficient for a pair of input wires less than a foot in length. Applications with longer input wires may require the  $R_{\text{C}}$  or  $C_{\text{C}}$  value to be increased for better fault transient performance. For a pair of three foot input wires, users can start

with  $C_C$  = 47nF and  $R_C$  = 100 $\Omega$ . Despite the wire length, the general rule for AC stability required is  $C_C \ge 8$ nF and  $R_C \le 1$ k $\Omega$ .

#### Method 2

The compensation network in Figure 2b is similar to the circuitry used in method 1 but with an additional gate resistor  $R_G$ . The  $R_G$  resistor helps to minimize high frequency parasitic oscillations frequently associated with the power MOSFET. In some applications, the user may find that  $R_G$  helps in short-circuit transient recovery as well. However, too large of an  $R_G$  value will slow down the turn-off time. The recommended  $R_G$  range is between  $5\Omega$  and  $500\Omega$ .  $R_G$  limits the current flow into the GATE pin's internal zener clamp during transient events. The recommended  $R_G$  and  $C_G$  values are the same as method 1. The parasitic compensation capacitor  $C_P$  is required when  $0.2\mu F$  < load capacitance  $C_L < 9\mu F$ , otherwise it is optional.




Figure 2. Frequency Compensation

#### Parasitic MOSFET Oscillation

There are two possible parasitic oscillations when the MOSFET operates as a source follower when ramping at



power-up or during current limiting. The first type of oscillation occurs at high frequencies, typically above 1MHz. This high frequency oscillation is easily damped with  $R_{\text{G}}$  as mentioned in method 2.

The second type of oscillation occurs at frequencies between 200kHz and 800kHz due to the load capacitance being between 0.2µF and 9µF, the presence of  $R_G$  and  $R_C$  resistance, the absence of a drain bypass capacitor, a combination of bus wiring inductance and bus supply output impedance. There are several ways to prevent this second type of oscillation. The simplest way is to avoid load capacitance below  $10\mu\text{F}^{\text{TM}}$ , the second choice is connecting an external  $C_P > 1.5\text{nF}$ .

Whichever method of compensation is used, board level short-circuit testing is highly recommended as board layout can affect transient performance. Beside frequency compensation, the total gate capacitance  $C_{GATE}$  also determines the GATE start-up as in Equation 6. The  $C_{GATE}$  should be kept below  $0.15\mu F$  at high supply operation as the capacitive energy (  $0.5 \bullet C_{GATE} \bullet V_{GATE}^2$  ) is discharged by the LTC4210 internal pull-down transistor. This prevents the internal pull-down transistor from overheating when the GATE turns off and/or is serving during current limiting.

#### Timer Function

The TIMER pin handles several key functions with an external capacitor,  $C_{\text{TIMER}}$ . There are two comparator thresholds: COMP1 (0.2V) and COMP2 (1.3V). The four timing current sources are:

5μA pull-up 60μA pull-up 2μA pull-down 100μA pull-down

The  $100\mu A$  is a nonideal current source approximating a 7k resistor below 0.4V.

### **Initial Timing Cycle**

When the card is being inserted into the bus connector, the long pins mate first which brings up the supply  $V_{IN}$  at time point 1 of Figure 3. The LTC4210 is in reset mode as the ON

pin is low. GATE is pulled low and the TIMER pin is pulled low with a 100 $\mu$ A source. At time point 2, the short pin makes contact and ON is pulled high. At this instant, a start-up check requires that the supply voltage be above UVLO, the ON pin be above 1.3V and the TIMER pin voltage be less than 0.2V. When these three conditions are fulfilled, the initial cycle begins and the TIMER pin is pulled high with 5 $\mu$ A. At time point 3, the TIMER reaches the COMP2 threshold and the first portion of the initial cycle ends. The 100 $\mu$ A current source then pulls down the TIMER pin until it reaches 0.2V at time point 4. The initial cycle delay (time point 2 to time point 4) is related to C<sub>TIMER</sub> by equation:

$$t_{\text{INITIAI}} \approx 272.9 \bullet C_{\text{TIMFR}} \text{ ms/}\mu\text{F}$$
 (5)

When the initial cycle terminates, a start-up cycle is activated and the GATE pin ramps high. The TIMER pin continues to be pulled down towards ground.




Figure 3. Normal Operating Sequence

### **Start-Up Cycle Without Current Limit**

The GATE is released with a  $10\mu A$  pull-up at time point 4 of Figure 3. At time point 5, GATE reaches the external MOSFET threshold  $V_{TH}$  and  $V_{OUT}$  starts to follow the



GATE ramp up. If the R<sub>SENSE</sub> current is below the current limit, the GATE ramps at a constant rate of:

$$\frac{\Delta V_{GATE}}{\Delta T} = \frac{I_{GATE}}{C_{GATE}} \tag{6}$$

where  $C_{\text{GATE}}$  is the total capacitance at the GATE pin.

The current through  $R_{SENSE}$  can be divided into two components;  $I_{CLOAD}$  due to the total load capacitance  $(C_{LOAD})$  and  $I_{LOAD}$  due to the noncapacitive load elements. The capacitive load typically dominates.

For a successful start-up without current limit,  $I_{RSENSE} < I_{I \perp IMIT}$ :

IRSENSE = ICLOAD + ILOAD < ILIMIT

$$I_{\text{RSENSE}} = \left(C_{\text{LOAD}} \bullet \frac{\Delta V_{\text{OUT}}}{\Delta T}\right) + I_{\text{LOAD}} < I_{\text{LIMIT}}$$
 (7)

Due to the voltage follower configuration, the  $V_{OUT}$  ramp rate approximately tracks  $V_{GATE}$ :

$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{CLOAD}}{C_{LOAD}} \approx \frac{\Delta V_{GATE}}{\Delta T} = \frac{I_{GATE}}{C_{GATE}}$$
(8)

At time point 6,  $V_{OUT}$  is approximately  $V_{IN}$  but GATE rampup continues until it reaches a maximum voltage. This maximum voltage is determined either by the charge pump or the internal clamp.

### Start-Up Cycle With Current Limit

If the duration of the current limit is brief during start-up (Figure 4) and it did not last beyond the circuit breaker function time out, the GATE behaves the same as in start-up without current limit except for the time interval between time point 5A and time point 5B. The servo amplifier limits  $I_{RSENSE}$  by decreasing the  $I_{GATE}$  current (<10 $\mu$ A).

$$I_{RSENSE} = I_{LIMIT} = \frac{50mV}{R_{SENSE}}$$
 (9)

Equations 7 and 8 are applicable but with a lower GATE and  $V_{OUT}$  ramp rate.

#### **Gate Start-Up Time**

The start-up time without current limit is given by:

$$t_{STARTUP} = C_{GATE} \bullet \frac{V_{TH} + V_{IN}}{I_{GATE}}$$

$$t_{STARTUP} = C_{GATE} \bullet \frac{V_{TH}}{I_{GATE}} + C_{GATE} \bullet \frac{V_{IN}}{I_{GATE}}$$
(10)




Figure 4. Operating Sequence with Current Limiting at Start-Up Cycle

During current limiting, the second term in Equation 10 is partly modified from  $C_{GATE} \bullet V_{IN}/I_{GATE}$  to  $C_{LOAD} \bullet V_{IN}/I_{CLOAD}$ . The start-up time is now given by:

$$t_{STARTUP} = C_{GATE} \bullet \frac{V_{TH}}{I_{GATE}} + C_{LOAD} \bullet \frac{V_{IN}}{I_{CLOAD}}$$

$$= C_{GATE} \bullet \frac{V_{TH}}{I_{GATE}} + C_{LOAD} \bullet \frac{V_{IN}}{I_{RSENSE} - I_{LOAD}}$$
(11)

For successful completion of current limit start-up cycle there must be a net current to charge  $C_{LOAD}$  and the current limit duration must be less than  $t_{CBDELAY}$ . The second term in Equation 11 has to fulfill Equation 12.

$$C_{LOAD} \bullet \frac{V_{IN}}{I_{RSENSE} - I_{LOAD}} < t_{CBDELAY}$$
 (12)

### **Circuit Breaker Timer Operation**

When a current limit fault is encountered at time point A in Figure 5, the circuit breaker timing is activated with a  $60\mu A$  pull-up. The circuit breaker trips at time point B if the fault is still present and the TIMER pin voltage reaches the COMP2 threshold and the LTC4210 shuts down. For a continuous fault, the circuit breaker delay is:

$$t_{CBDELAY} = 1.3V \bullet \frac{C_{TIMER}}{60\mu A}$$
 (13)

Intermittent overloads may exceed the current limit as in Figure 6, but if the duration is sufficiently short, the TIMER pin may not reach the COMP2 threshold and the LTC4210 will not shut down. To handle this situation, the TIMER discharges with  $2\mu A$  whenever ( $V_{CC}$  – SENSE) voltage is below the 50mV limit and the TIMER voltage is between the COMP1 and COMP2 thresholds. When the TIMER voltage falls below the COMP1 threshold, the TIMER pin is discharged with an equivalent 7k resistor (normal mode,  $100\mu A$  source) when  $(V_{CC}-SENSE)$  voltage is below the 50mV limit. If the TIMER pin does not drop below the COMP1 threshold, any intermittent overload with an aggregate duty cycle of more than 3.8% will eventually trip the circuit breaker. Figure 7 shows the circuit breaker response time in seconds normalized to 1µF. The asymmetric charging and discharging of TIMER is a fair gauge of MOSFET heating.

$$\frac{t}{C_{\text{TIMER}}} (s/\mu F) = \frac{1.3V \cdot 1\mu F}{(60\mu A \cdot D) - 2\mu A}$$
(14)

When the circuit breaker trips, the GATE pin is pulled low. The TIMER enters latchoff mode with a  $5\mu A$  pull-up for the LTC4210-4 (latched-off version), while an autoretry "cooloff" cycle begins with a  $2\mu A$  pull-down for the LTC4210-3 (autoretry version). An autoretry cool-off delay of the LTC4210-3 between COMP2 and COMP1 thresholds takes:

$$t_{COOLOFF} = 1.1V \bullet \frac{C_{TIMER}}{2\mu A} \tag{15}$$




Figure 5. A Continuous Fault Timing




Figure 6. Mulitple Intermittent Overcurrent Conditon




Figure 7. Circuit Breaker Timer Response for Intermittent Overload



### **Autoretry After Current Fault (LTC4210-3)**

Figure 8 shows the waveforms of the LTC4210-3 (autoretry version) during a circuit breaker fault. At time point B1, the TIMER trips the COMP2 threshold of 1.3V. The GATE pin pulls to ground while TIMER begins a "cool-off" cycle with a 2 $\mu$ A pull-down to the COMP1 threshold of 0.2V. At time point C1, the TIMER pin pulls down with approximately a 7k resistor to ground and a GATE start-up cycle is initiated. If the fault persists, the fault autoretry duty cycle is approximately 3.8%. Pulling the ON pin low for more than 30 $\mu$ s will stop the autoretry function and put the LTC4210 in reset mode.




Figure 8. Automatic Retry After Overcurrent Fault

### Latch-Off After Current Fault (LTC4210-4)

Figure 9 shows the waveforms of the LTC4210-4 (latch-off version) during a circuit breaker fault. At time point B, the TIMER trips the COMP2 threshold. The GATE pin pulls to ground while the TIMER pin is latched high by a  $5\mu A$  pullup. The TIMER pin eventually reaches the soft-clamped voltage (V<sub>CLAMP</sub>) of 2.3V. To clear the latchoff mode, the user can either pull the TIMER pin to below 0.2V externally or cycle the ON pin low for more than  $30\mu s$ .




Figure 9. Latchoff After Overcurrent Fault

#### **Normal Mode/External Timer Control**

Whenever the TIMER pin voltage drops below the COMP1 threshold, but is not in reset mode, the TIMER enters normal (100 $\mu$ A source) mode with an equivalent 7k resistive pull-down. Table 1 shows the relationship of  $t_{\text{INITIAL}}$ ,  $t_{\text{CBDELAY}}$ ,  $t_{\text{COOLOFF}}$  vs  $C_{\text{TIMER}}$ .

If the TIMER pin is pulled beyond the COMP2 threshold, the GATE pin is pulled to ground immediately. This allows the TIMER pin to be used for overvoltage detection, see Figure 11.

Externally forcing the TIMER pin below the COMP1 threshold will reset the TIMER to normal mode. During overvoltage detection, the TIMER's  $100\mu\text{A}$  pull-down current will continue to be on if (V $_{CC}$  – SENSE) voltage is below 50mV. If the (V $_{CC}$  – SENSE) voltage exceeds 50mV during the overvoltage detection, the TIMER current will be the same as described for latched-off or autoretry mode. See the section OVERVOLTAGE DETECTION USING TIMER PIN for details of the application.

Table 1. tinitial, tcbdelay, tcooloff vs Ctimer

| C <sub>TIMER</sub> (µF) | t <sub>INITIAL</sub> (ms) | t <sub>CBDELAY</sub> (ms) | t <sub>COOLOFF</sub> (ms) |
|-------------------------|---------------------------|---------------------------|---------------------------|
| 0.033                   | 9.0                       | 0.7                       | 18.2                      |
| 0.047                   | 12.8                      | 1                         | 25.9                      |
| 0.068                   | 18.6                      | 1.5                       | 37.4                      |
| 0.082                   | 22.4                      | 1.8                       | 45.1                      |
| 0.1                     | 27.3                      | 2.2                       | 55                        |
| 0.22                    | 60.0                      | 4.8                       | 121                       |
| 0.33                    | 90.1                      | 7.2                       | 181.5                     |
| 0.47                    | 128.3                     | 10.2                      | 258.5                     |
| 0.68                    | 185.6                     | 14.7                      | 374                       |
| 0.82                    | 223.8                     | 17.8                      | 451                       |
| 1                       | 272.9                     | 21.7                      | 550                       |
| 2.2                     | 600.5                     | 47.7                      | 1210                      |
| 3.3                     | 900.7                     | 71.5                      | 1815                      |

#### Power-Off Cycle

The system can be reset by toggling the ON pin low for more than  $30\mu s$  as shown at time point 7 of Figure 3. The GATE pin is pulled to ground. The TIMER capacitor is also discharged to ground.  $C_{LOAD}$  discharges through the load. Alternatively, the TIMER pin can be externally driven above the COMP2 threshold to turn off the GATE pin.

#### POWER MOSFET SELECTION

Power MOSFETs can be classified by  $R_{DSON}$  at  $V_{GS}$  gate drive ratings of 10V, 4.5V, 2.5V and 1.8V. Use the typical curves  $\Delta V GATE$  vs Supply Voltage and  $\Delta V GATE$  vs Temperature to determine whether the gate drive voltage is adequate for the selected MOSFET at the operating voltage.

In addition, the selected MOSFET should fulfill two  $V_{GS}$  criteria:

- 1. Positive  $V_{GS}$  absolute maximum rating > LTC4210-3/LTC4210-4 maximum  $\Delta V_{GATF}$ , and
- 2. Negative  $V_{GS}$  absolute maximum rating > supply voltage. The gate of the MOSFET can discharge faster than  $V_{OUT}$  when shutting down the MOSFET with a large  $C_{I\ OAD}$ .

If one of the conditions cannot be met, an external Zener clamp shown on Figure 10a or Figure 10b can be used. The selection of  $R_{\rm G}$  should be within the allowed LTC4210 package dissipation when discharging  $V_{\rm OUT}$  via the Zener clamp.

In addition to the MOSFET gate drive rating and  $V_{GS}$  absolute maximum rating, other criteria such as  $V_{BDSS}$ ,  $I_{D(MAX)}$ ,  $R_{DS(ON)}$ ,  $P_{D}$ ,  $\theta_{JA}$ ,  $T_{J(MAX)}$  and maximum safe operating area should also be carefully reviewed.  $V_{BDSS}$  should exceed the maximum supply voltage inclusive of spikes and ringing.  $I_{D(MAX)}$  should be greater than the current limit,  $I_{LIMIT}$ .  $R_{DS(ON)}$  determines the MOSFET  $V_{DS}$  which together with  $V_{CB}$  yields an error in the  $V_{OUT}$  voltage. At 2.7V supply voltage, the total of  $V_{DS} + V_{CB}$  of 0.1V yields 3.7%  $V_{OUT}$  error.

The maximum power dissipated in the MOSFET is  $I_{LIMIT}^2 \bullet R_{DS(ON)}$  and this should be less than the maximum power dissipation,  $P_D$  allowed in that package. Given power dissipation, the MOSFET junction temperature,  $T_J$  can be computed from the operating temperature  $(T_A)$  and the MOSFET package thermal resistance  $(\theta_{JA})$ . The operating  $T_J$  should be less than the  $T_{J(MAX)}$  specification.

Next review the short-circuit condition under maximum supply  $V_{\text{IN}(\text{MAX})}$  conditions and maximum current limit,  $I_{\text{LIMIT}(\text{MAX})}$  during the circuit breaker time-out interval of  $t_{\text{CBDELAY}}$  with the maximum safe operating area of the MOSFET. The operation during output short-circuit conditions must be well within the manufacturer's recommended safe operating region with sufficient margin. To ensure a reliable design, fault tests should be evaluated in the laboratory.

#### **VIN TRANSIENT PROTECTION**

Unlike most circuits, Hot Swap controllers typically are not allowed the good engineering practice of supply bypass capacitors, since controlling the surge current to bypass capacitors at plug-in is the primary motivation for the Hot Swap controller. Although wire harness, backplane and PCB trace inductances are usually small, these can create spikes when currents are suddenly drawn, cutoff or limited. The transient associated with the GATE turn

LINEAR

off can be controlled with a snubber and/or transient voltage suppressor. RC snubber networks are effective for LTC4210-3/LTC4210-4 applications. The choice of RC is usually determined experimentally. The value of the snubber capacitor is usually chosen between 10 to 100 times the MOSFET  $C_{OSS}$ . The value of the snubber resistor is typically between  $3\Omega$  to  $100\Omega$ . A snubber network is normally sufficient to protect against transient voltages. However, when input wires are long or EMI beads exist in the wire harness, a transient suppressor should be used in conjuction with the snubber to clip off voltage spikes and reduce ringing. In many cases, a simple short-circuit

test can be performed to determine the need of the transient voltage suppressor.


#### OVERVOLTAGE DETECTION USING THE TIMER PIN

Figure 11 shows a supply side overvoltage detection circuit. A Zener diode, a diode and COMP2 threshold sets the overvoltage threshold. Resistor  $R_B$  biases the Zener diode voltage. Diode D1 blocks forward current in the Zener during start-up or output short-circuit.  $R_{TIMER}$  with  $C_{TIMER}$  sets the overload noise filter.

### **RELATED PARTS**

#### S6 Package 6-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1636)



6. JEDEC PACKAGE REFERENCE IS MO-193




Figure 10. Gate Protection Zener Clamp




Figure 11. Supply Side Overvoltage Protection

### RELATED PARTS

| PART NUMBER         | DESCRIPTION  | COMMENTS   |
|---------------------|--|--|
| LTC1421             | Two Channel, Hot Swap Controller                       | Operates from 3V to 12V and Supports –12V                    |
| LTC1422             | Single Channel, Hot Swap Controller in SO-8            | Operates from 2.7V to 12V, Reset Output                      |
| LT1640AL/LT1640AH   | Negative Voltage Hot Swap Controller in SO-8           | Operates from -10V to -80V                                   |
| LTC1642             | Single Channel, Hot Swap Controller                    | Overvoltage Protection to 33V, Foldback Current Limiting     |
| LTC1643AL/LTC1643AH | PCI Hot Swap Controller                                | 3.3V, 5V, Internal FETs for ±12V                             |
| LTC1647             | Dual Channel, Hot Swap Controller                      | Operates from 2.7V to 16.5V, Separate ON pins for Sequencing |
| LTC4211             | Single Channel, Hot Swap Controller                    | 2.5V to 16.5V, Multifunction Current Control                 |
| LTC4230             | Triple Channel, Hot Swap Controller                    | 1.7V to 16.5V, Multifunction Current Control                 |
| LTC4251             | -48V Hot Swap Controller in SOT-23                     | Floating Supply, Three-Level Current Limiting                |
| LTC4252             | -48V Hot Swap Controller in MSOP                       | Floating Supply, Power Good, Three-Level Current Limiting    |
| LTC4253             | -48V Hot Swap Controller with Triple Supply Sequencing | Floating Supply, Three-Level Current Limiting                |