
ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

V _{BIAS} , V _{IN} to GND	0.3V to 6V
SHDN to GND	0.3V to 6V
ADJ to GND	0.3V to 6V
V _{OUT}	$0.3V \text{ to } V_{IN} + 0.3V \text{ or } 6V$
Operating Junction Temperature	Range
(Note 3)	40°C to 125°C
Storage Temperature Range	65°C to 125°C
Output Short-Circuit Duration	Indefinite

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3025EDC#PBF	LTC3025EDC#TRPBF	LBDY	6-Lead (2mm × 2mm) Plastic DFN	-40°C to 125°C
LTC3025IDC#PBF	LTC3025IDC#TRPBF	LBDY	6-Lead (2mm × 2mm) Plastic DFN	-40°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3025EDC	LTC3025EDC#TR	LBDY	6-Lead (2mm × 2mm) Plastic DFN	-40°C to 125°C
LTC3025IDC	LTC3025IDC#TR	LBDY	6-Lead (2mm × 2mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 1.5V$, $V_{BIAS} = 3.6V$, $V_{OUT} = 1.2V$, $C_{OUT} = 1\mu F$, $C_{IN} = 0.1\mu F$, $C_{BIAS} = 0.1\mu F$ (all capacitors ceramic) unless otherwise noted. (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN} Operating Voltage (Note 4)		•	0.9		5.5	V
V _{BIAS} Operating Voltage (Note 4)		•	2.5		5.5	V
V _{BIAS} Undervoltage Lockout		•		2.2	2.5	V
V _{IN} Operating Current	I _{OUT} = 10μA	•		4	10	μA
V _{BIAS} Operating Current	I _{OUT} = 10μA	•		50	80	μA
V _{IN} Shutdown Current	V _{SHDN} = 0V			1	5	μA
V _{BIAS} Shutdown Current	V _{SHDN} = 0V			0.01	1	μA
V _{ADJ} Regulation Voltage (Note 5)	$ \begin{array}{l} 1 mA \leq I_{OUT} \leq 300 mA, \ 1.5 V \leq V_{IN} \leq 5 V \\ 1 mA \leq I_{OUT} \leq 300 mA, \ 1.5 V \leq V_{IN} \leq 5 V \\ \end{array} $	•	0.395 0.392	0.4 0.4	0.405 0.408	V
I _{ADJ} ADJ Input Current	V _{ADJ} = 0.45V		-50	0	50	nA
OUT Load Regulation (Referred to ADJ Pin)	ΔI _{OUT} = 1mA to 300mA			-0.2		mV
V _{IN} Line Regulation (Referred to ADJ Pin)	$V_{IN} = 1.5V$ to 5V, $V_{BIAS} = 3.6V$, $V_{OUT} = 1.2V$, $I_{OUT} = 1$ mA			0.07		mV
BIAS Line Regulation (Referred to ADJ Pin)	V_{IN} = 1.5V, V_{BIAS} = 2.6V to 5V, V_{OUT} = 1.2V I_{OUT} = 1 mA	•		1.7	5.5	mV
	•	'				3025fd

LINEAD

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. $V_{IN} = 1.5V$, $V_{BIAS} = 3.6V$, $V_{OUT} = 1.2V$, $C_{OUT} = 1\mu$ F, $C_{IN} = 0.1\mu$ F, $C_{BIAS} = 0.1\mu$ F (all capacitors ceramic) unless otherwise noted. (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN} to V _{OUT} Dropout Voltage (Notes 4, 6, 7)	V _{BIAS} = 2.8V, V _{IN} = 1.5V, V _{ADJ} = 0.37V, I _{OUT} = 300mA	•		45	100	mV
V _{BIAS} to V _{OUT} Dropout Voltage (Note 4)		•			1.4	V
I _{OUT} Continuous Output Current		•	300			mA
I _{OUT} Current Limit	V _{ADJ} = 0V			680		mA
e _n Output Voltage Noise	f = 10Hz to 100kHz, I _{OUT} = 300mA			80		μV _{RMS}
V _{IH} SHDN Input High Voltage		•	0.9			V
V _{IL} SHDN Input Low Voltage		•			0.3	V
I _{IH} SHDN Input High Current	SHDN = 1.2V		-1		1	μA
I _L SHDN Input Low Current	SHDN = 0V		-1		1	μА

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 3: The LTC3025 regulator is tested and specified under pulse load conditions such that $T_J \approx T_A$. The LTC3025 is 100% production tested at 25°C. Performance at -40°C and 125°C is assured by design, characterization and correlation with statistical process control. The LTC3025I is guaranteed to meet performance specifications over the full -40°C and 125°C operating junction temperature range.


Note 4: For the LTC3025, a regulated output voltage will only be available when the minimum IN and BIAS Operating Voltages as well as the IN to OUT and BIAS to OUT Dropout Voltages are all satisfied.


Note 5: Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.


Note 6: Dropout voltage is minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to $V_{IN} - V_{DROPOUT}$.

Note 7: The DFN output FET on-resistance in dropout is guaranteed by correlation to wafer level measurements.

TYPICAL PERFORMANCE CHARACTERISTICS













TYPICAL PERFORMANCE CHARACTERISTICS











Burst Mode DC/DC Buck Ripple













TYPICAL PERFORMANCE CHARACTERISTICS





PIN FUNCTIONS

BIAS (Pin 1): BIAS Input Voltage. BIAS provides internal power for LTC3025 circuitry. The BIAS pin should be locally bypassed to ground if the LTC3025 is more than a few inches away from another source of bulk capacitance. In general, the output impedance of a battery rises with frequency, so it is usually advisable to include an input bypass capacitor in battery-powered circuits. A capacitor in the range of 0.01µF to 0.1µF is usually sufficient.

GND (Pin 2): Ground. Connect to a ground plane.

IN (Pin 3): Input Supply Voltage. The output load current is supplied directly from IN. The IN pin should be locally bypassed to ground if the LTC3025 is more than a few inches away from another source of bulk capacitance. In general, the output impedance of a battery rises with frequency, so it is usually advisable to include an input bypass capacitor when supplying IN from a battery. A capacitor in the range of 0.1µF to 1µF is usually sufficient.

OUT (Pin 4): Regulated Output Voltage. The OUT pin supplies power to the load. A minimum ceramic output

capacitor of at least $1\mu F$ is required to ensure stability. Larger output capacitors may be required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more information on output capacitance.


ADJ (Pin 5): Adjust Input. This is the input to the error amplifier. The ADJ pin reference voltage is 0.4V referenced to ground. The output voltage range is 0.4V to 3.6V and is typically set by connecting ADJ to a resistor divider from OUT to GND. See Figure 2.

SHDN (Pin 6): Shutdown Input, Active Low. This pin is used to put the LTC3025 into shutdown. The SHDN pin current is typically less than 10nA. The SHDN pin cannot be left floating and must be tied to a valid logic level (such as BIAS) if not used.

GND (Exposed Pad Pin 7): Ground and Heat Sink. Must be soldered to PCB ground plane or large pad for optimal thermal performance.



BLOCK DIAGRAM



APPLICATIONS INFORMATION

Operation (Refer to Block Diagram)

The LTC3025 is a micropower, VLDO (very low dropout) linear regulator which operates from input voltages as low as 0.9V. The device provides a high accuracy output that is capable of supplying 300mA of output current with a typical dropout voltage of only 45mV. A single ceramic capacitor as small as $1\mu F$ is all that is required for output bypassing. A low reference voltage allows the LTC3025 output to be programmed to much lower voltages than available in common LDOs (range of 0.4V to 3. 6V).

As shown in the Block Diagram, the BIAS input supplies the internal reference and LDO circuitry while all output current comes directly from the IN input for high efficiency regulation. The low quiescent supply currents $I_{IN}=4\mu A,\ I_{BIAS}=50\mu A$ drop to $I_{IN}=1\mu A,\ I_{BIAS}=0.01\mu A$ typical in shutdown making the LTC3025 an ideal choice for use in battery-powered systems.

The device includes current limit and thermal overload protection. The fast transient response of the follower output stage overcomes the traditional tradeoff between dropout voltage, quiescent current and load transient response inherent in most LDO regulator architectures. The LTC3025 also includes overshoot detection circuitry which brings the output back into regulation when going from heavy to light output loads (see Figure 1).




Figure 1. LTC3025 Transient Response

Adjustable Output Voltage

The output voltage is set by the ratio of two external resistors as shown in Figure 2. The device servos the output to maintain the ADJ pin voltage at 0.4V (referenced to ground). Thus the current in R1 is equal to 0.4V/R1. For good transient response, stability, and accuracy, the current in R1 should be at least 8 μ A, thus the value of R1 should be no greater than 50k. The current in R2 is the current in R1 plus the ADJ pin bias current. Since the ADJ pin bias current is typically <10nA, it can be ignored in the output voltage calculation. The output voltage can be calculated





APPLICATIONS INFORMATION

using the formula in Figure 2. Note that in shutdown the output is turned off and the divider current will be zero once C_{OUT} is discharged.

The LTC3025 operates at a relatively high gain of $-0.7\mu\text{V}/\text{mA}$ referred to the ADJ input. Thus a load current change of 1mA to 300mA produces a -0.2mV drop at the ADJ input. To calculate the change referred to the output simply multiply by the gain of the feedback network (i. e. ,1 + R2/R1). For example, to program the output for 1.2V choose R2/R1 = 2. In this example, an output current change of 1mA to 300mA produces $-0.2\text{mV} \bullet (1 + 2) = 0.6\text{mV}$ drop at the output.

Because the ADJ pin is relatively high impedance (depending on the resistor divider used), stray capacitance at this pin should be minimized (<10pF) to prevent phase shift in the error amplifier loop. Additionally, special attention should be given to any stray capacitances that can couple external signals onto the ADJ pin producing undesirable output ripple. For optimum performance connect the ADJ pin to R1 and R2 with a short PCB trace and minimize all other stray capacitance to the ADJ pin.




Figure 2. Programming the LTC3025

Output Capacitance and Transient Response

The LTC3025 is designed to be stable with a wide range of ceramic output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of $1\mu F$ with an ESR of 0.05Ω or less is recommended to ensure stability. The LTC3025 is a micropower device and output transient response will be a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Note that bypass capacitors used to decouple individual components powered by the LTC3025 will

increase the effective output capacitor value. High ESR tantalum and electrolytic capacitors may be used, but a low ESR ceramic capacitor must be in parallel at the output. There is no minimum ESR or maximum capacitor size requirements.

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but exhibit large voltage and temperature coefficients as shown in Figures 3 and 4. When used with a 2V regulator, a $1\mu F$ Y5V capacitor can lose as much as 75% of its initial capacitance over the operating




Figure 3. Ceramic Capacitor DC Bias Characteristics




Figure 4. Ceramic Capacitor Temperature Characteristics



APPLICATIONS INFORMATION

temperature range. The X5R and X7R dielectrics result in more stable characteristics and are usually more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. In all cases, the output capacitance should never drop below 0.4µF, or instability or degraded performance may occur.

Thermal Considerations

The power handling capability of the device will be limited by the maximum rated junction temperature (125°C). The power dissipated by the device will be the output current multiplied by the input/output voltage differential:

$$(I_{OUT}) (V_{IN} - V_{OUT})$$

Note that the BIAS current is less than $300\mu\text{A}$ even under heavy loads, so its power consumption can be ignored for thermal calculations.

The LTC3025 has internal thermal limiting designed to protect the device during momentary overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered. For surface mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through holes can also be used to spread the heat generated by power devices.

The LTC3025 2mm \times 2mm DFN package is specified as having a junction-to-ambient thermal resistance of 102°C/W, which assumes a minimal heat spreading copper plane. The actual thermal resistance can be reduced substantially by connecting the package directly to a good heat spreading ground plane. When soldered to 2500mm² double-sided 1 oz. copper plane, the actual junction-to-ambient thermal resistance can be less than 60°C/W.

Calculating Junction Temperature

Example: Given an output voltage of 1.2V, an input voltage of 1.8V to 3V, an output current range of 0mA to 100mA and a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

The power dissipated by the device will be equal to:

$$I_{OUT(MAX)} \left(V_{IN(MAX)} - V_{OUT} \right)$$

where:

$$I_{OUT(MAX)} = 100 \text{mA}$$

 $V_{IN(MAX)} = 3 \text{V}$

So:

$$P = 100 \text{mA}(3V - 1.2V) = 0.18W$$

Even under worst-case conditions, the LTC3025's BIAS pin power dissipation is only about 1mW, thus can be ignored. Assuming a junction-to-ambient thermal resistance of 102°C/W, the junction temperature rise above ambient will be approximately equal to:

$$0.18W(102^{\circ}C/W) = 18.4^{\circ}C$$

The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

$$T = 50^{\circ}C + 18.4^{\circ}C = 68.4^{\circ}C$$

Short-Circuit/Thermal Protection

The LTC3025 has built-in short-circuit current limiting as well as overtemperature protection. During short-circuit conditions, internal circuitry automatically limits the output current to approximately 600mA. At higher temperatures, or in cases where internal power dissipation causes excessive self heating on chip, the thermal shutdown circuitry will shut down the LDO when the junction temperature exceeds approximately 150°C. It will re enable the LDO once the junction temperature drops back to approximately 140°C.



APPLICATIONS INFORMATION

The LTC3025 will cycle in and out of thermal shutdown without latch-up or damage until the overstress condition is removed. Long term overstress ($T_J > 125^{\circ}C$) should be avoided as it can degrade the performance or shorten the life of the part.

Soft-Start Operation

The LTC3025 includes a soft-start feature to prevent excessive current flow during start-up. When the LDO is enabled, the soft-start circuitry gradually increases the LDO reference voltage from 0V to 0.4V over a period of about 600µs. There is a short 700µs delay from the time the part is enabled until the LDO output starts to rise. Figure 5 shows the start-up and shutdown output waveform.




Figure 5. Output Start-Up and Shutdown

VOUT Start-Up and Supply Sequencing


During power-up, the output shutdown circuitry is not active below V_{IN} of about 0.65V DC (typical). As a result, the output voltage can drift up during power-up due to leakage current (<1 mA typical) from V_{IN} to V_{OUT} . At 0.9V input, the shutdown circuitry is active and the output is actively held off. This usually causes no circuit problems and is similar to 3-terminal regulators such as the LT3080, LT1086 and LT317 which have no ground pin and can have the output rise under some conditions. A slowly rising V_{IN} with the part enabled may result in non-monotonic ramping of V_{OUT} due to LDO circuitry becoming active at V_{IN} of about 0.65V (typical) as well.

With fast rising inputs (>1V/ms) or with sufficient resistive load on V_{OUT} , output voltage rise during power-up is reduced or eliminated. Such conditions also reduce or eliminate non-monotonic initial power-up with the part enabled. If V_{BIAS} is sequenced up before V_{IN} , the leakage current from V_{IN} to V_{OUT} may increase until the shutdown circuitry is active at a V_{IN} of about 0.65V typical. Thus, to minimize V_{OUT} rise during start-up, sequence up V_{IN} before V_{BIAS} . At V_{IN} = 0.9V, the output is actively held off in shutdown or it is actively held on when enabled under all conditions.


PACKAGE DESCRIPTION

DC Package 6-Lead Plastic DFN (2mm × 2mm)

(Reference LTC DWG # 05-08-1703 Rev B)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WCCD-2)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED


 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY (Revision history begins at Rev C)

REV	DATE	DESCRIPTION	PAGE NUMBER
С	07/10	Added (Note 3) notation to "The • denotes" statement in Electrical Characteristics section	2, 3
		Updated Pin 7 in Pin Functions	6
		Added "V _{OUT} Start-Up and Supply Sequencing" section	9
		Updated Related Parts section	12
D	01/11	Updated graph G11	4


TYPICAL APPLICATION

High Efficiency 1.5V Step-Down Converter with Efficient 1.2V VLDO Output



- *MURATA LQH32CN2R2M33 **TAIYO YUDEN JMK212BJ475MG †TAIYO YUDEN JMK316BJ106ML

Efficiency vs Output Current



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS		
LT®1761	100mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{\text{OUT}(\text{MIN})}$ = 1.22V, V_{DO} = 0.30V, I_{Q} = 20μA, I_{SD} < 1μA, V_{OUT} = Adj, 1.5V, 1.8V, 2V, 2.5V, 2.8V, 3V, 3.3V, 5V, ThinSOT TM Package. Low Noise < 20μV _{RMSP-P} , Stable with 1μF Ceramic Capacitors		
LT1762	150mA, Low Noise Micropower LDO	$\begin{array}{l} V_{IN}\!\!: 1.8 \text{V to 20V, } V_{OUT(MIN)} = 1.22 \text{V, } V_{DO} = 0.30 \text{V, } I_Q = 25 \mu\text{A, } I_{SD} < 1 \mu\text{A,} \\ V_{OUT} = \text{Adj, } 2.5 \text{V, } 3 \text{V, } 3.3 \text{V, } 5 \text{V, } \text{MS8 Package. Low Noise} < 20 \mu\text{V}_{RMSP-P} \end{array}$		
LTC1844	150mA, Very Low Dropout LDO	V_{IN} : 1.6V to 6.5V, $V_{OUT(MIN)}$ = 1.25V, V_{DO} = 0.08V, I_{Q} = 40μA, I_{SD} < 1μA, V_{OUT} = Adj, 1.5V, 1.8V, 2.5V, 2.8V, 3.3V, ThinSOT Package. Low Noise < 30μV _{RMSP-P} , Stable with 1μF Ceramic Capacitors		
LT1962	300mA, Low Noise Micropower LDO $V_{\text{IN}}: 1.8 \text{V to } 20 \text{V, } V_{\text{OUT}(\text{MIN})} = 1.22 \text{V, } V_{\text{D0}} = 0.27 \text{V, } I_{\text{Q}} = 30 \mu\text{A}, I_{\text{SD}} < 1 \mu\text{A} \\ V_{\text{OUT}} = 1.5, 1.8 \text{V, } 2.5 \text{V, } 3 \text{V, } 3.3 \text{V, } 5 \text{V, } \text{MS8 Package. Low Noise} < 20 \mu\text{V}_{\text{R}}$			
LT1964	200mA, Low Noise Micropower, Negative LDO $V_{\text{IN}}: -0.9 \text{V to } -20 \text{V, } V_{\text{OUT}(\text{MIN})} = -1.21 \text{V, } V_{\text{DO}} = 0.34 \text{V, } I_{\text{Q}} = 30 \mu\text{A, } I_{\text{SD}} < 3 \mu\text{A, } V_{\text{OUT}} = \text{Adj, } -5 \text{V, ThinSOT Package.}$ Low Noise < $30 \mu\text{V}_{\text{RMSP-P}}$, Stable with Ceramic Capacitors			
LT3020	100mA, Low Voltage, VLDO	V_{IN} : 0.9V to 10V, $V_{OUT(MIN)}$ = 0.20V, V_{D0} = 0.15V, I_Q = 120 μ A, I_{SD} < 3 μ A, V_{OUT} = Adj, DFN, MS8 Package		

LT 0111 REV D • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 2004