
ABSOLUTE MAXIMUM RATINGS (Note 1)

V _{CC} to GND	0.5V to 7.5V
TTL Input Voltage	0.5V to 7.5V
V _{BFF}	0.5V to 7.5V
V _{OUT}	-0.5V to (V _{CC} + 0.5V)
Junction Temperature	–65°C to 125°C

Operating Temperature Range	
Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.7V to 5.5V, V_{OUT} unloaded, REF $\leq V_{CC}, \ T_A$ = T_{MIN} to $T_{MAX},$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
DAC	1	-					
	Resolution		•	14			Bits
	Monotonicity		•	14			Bits
DNL	Differential Nonlinearity	$V_{\text{REF}} \le V_{\text{CC}} - 0.1V \text{ (Note 2)}$	•			±1.0	LSB
INL	Integral Nonlinearity	$V_{\text{REF}} \le V_{\text{CC}} - 0.1V \text{ (Note 2)}$	•			±8.0	LSB
	Zero Scale Error	$T_A = 25^{\circ}$ C, N8 and S8 Package $T_A = T_{MIN}$ to T_{MAX} , N8 and S8 Package $T_A = T_{MIN}$ to T_{MAX} , MSOP Package	•			1.5 4.0 7.0	mV mV mV
	Offset Error	$T_A = 25^{\circ}$ C, N8 and S8 Package, (Note 7) $T_A = T_{MIN}$ to T_{MAX} , N8 and S8 Package, (Note 7) $T_A = T_{MIN}$ to T_{MAX} , MSOP Package, (Note 7)	•			±1.5 ±4.0 ±7.0	mV mV mV
V _{OS} TC	Offset Error Temperature Coefficient				±5		μV/°C
	Gain Error		•			±20	LSB
	Gain Error Drift				±2.5		ppm/°C
Power Su	pply						
V _{CC}	Positive Supply Voltage	For Specified Performance		2.7		5.5	V
I _{CC}	Supply Current	$2.7V \le V_{CC} \le 5.5V$ (Note 4)	•		270	550	μA
Op Amp D	C Performance						
	Short-Circuit Current Low	V _{OUT} Shorted to GND	•		55	120	mA
	Short-Circuit Current High	V _{OUT} Shorted to V _{CC}	•		55	120	mA



ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.7V to 5.5V, V_{OUT} unloaded, REF \leq $V_{CC},$ T_A = T_{MIN} to $T_{MAX},$ unless otherwise noted.

SYMBOL	PARAMETER CONDITIONS			MIN	ТҮР	MAX	UNITS
	Output Impedance to GND	Input Code = 0			70	200	Ω
	Output Line Regulation	Input Code = 16383, V _{CC} = 2.7V to 5.5V, REF = 2.5V	•			1.5	mV/V
AC Perfor	mance		•	1			<u></u>
	Voltage Output Slew Rate			0.35	1.0		V/µs
	Voltage Output Settling Time	(Note 3) to ±0.5LSB			12		μs
	Digital Feedthrough				0.3		nV∙s
Reference	e Input		•				
R _{IN}	REF Input Resistance			30	60		kΩ
V _{REF}	REF Input Range	(Notes 5, 6)	•	0		V _{CC}	V
Digital I/O)						
VIH	Digital Input High Voltage	V _{CC} = 5V		2.4			V
V _{IL}	Digital Input Low Voltage	V _{CC} = 5V	•			0.8	V
V _{OH}	Digital Output High Voltage	$V_{CC} = 5V$, $I_{OUT} = -1mA$, D_{OUT} Only	•	V _{CC} – 0.7			V
V _{OL}	Digital Output Low Voltage	$V_{CC} = 5V$, $I_{OUT} = 1$ mA, D_{OUT} Only	•			0.4	V
VIH	Digital Input High Voltage	V _{CC} = 3V	•	2.0			V
V _{IL}	Digital Input Low Voltage	V _{CC} = 3V	•			0.6	V
V _{OH}	Digital Output High Voltage	$V_{CC} = 3V$, $I_{OUT} = -1$ mA, D_{OUT} Only	•	V _{CC} – 0.7			V
V _{OL}	Digital Output Low Voltage	V _{CC} = 3V, I _{OUT} = 1mA, D _{OUT} Only	•			0.4	V
I _{LEAK}	Digital Input Leakage	V _{IN} = GND to V _{CC}	•			±10	μA
CIN	Digital Input Capacitance	(Note 6)	•			10	pF
Switching	(V _{CC} = 4.5V to 5.5V)		1	1			L
t ₁	D _{IN} Valid to CLK Setup			40			ns
t ₂	D _{IN} Valid to CLK Hold		•	0			ns
t ₃	CLK High Time	(Note 6)	•	40			ns
t ₄	CLK Low Time	(Note 6)	•	40			ns
t ₅	CS/LD Pulse Width	(Note 6)		50			ns
t ₆	LSB CLK to CS/LD	(Note 6)	•	40			ns
t ₇	CS/LD Low to CLK	(Note 6)		20			ns
t ₈	D _{OUT} Output Delay	C _{LOAD} = 15pF	•	5		100	ns
t ₉	CLK Low to CS/LD Low	(Note 6)	•	20			ns
Switching	(V _{CC} = 2.7V to 5.5V)		•				<u>.</u>
t ₁	D _{IN} Valid to CLK Setup			60			ns
t ₂	D _{IN} Valid to CLK Hold		•	0			ns
t ₃	CLK High Time	(Note 6)	•	60			ns
t ₄	CLK Low Time	(Note 6)	•	60			ns
t ₅	CS/LD Pulse Width	(Note 6)	•	80			ns
t ₆	LSB CLK to CS/LD	(Note 6)	•	60			ns
t ₇	CS/LD Low to CLK	(Note 6)	•	30			ns
t ₈	D _{OUT} Output Delay	C _{LOAD} = 15pF	•	10		150	ns
t9	CLK Low to CS/LD Low	(Note 6)		30			ns



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life a device may be impaired.


Note 2: Nonlinearity is defined from code 50 to code 16383 (full scale). See Applications Information.

Note 3: DAC switched between code 16383 and code 50. **Note 4:** Digital inputs at 0V or V_{CC} . **Note 5:** V_{OUT} can only swing from (GND + $|V_{OS}|$) to ($V_{CC} - |V_{OS}|$) when output is unloaded. See Applications Information.

Note 6: Guaranteed by design. Not subject to test.


Note 7: Measured at code 50.

TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

CLK (Pin 1): The TTL Level Input for the Serial Interface Clock.

 D_{IN} (Pin 2): The TTL Level Input for the Serial Interface Data. Data on the D_{IN} pin is latched into the shift register on the rising edge of the serial clock and is loaded MSB first. The LTC1658 requires a 16-bit word to be loaded in. The last two bits are don't cares.

CS/LD (Pin 3): The TTL Level Input for the Serial Interface Enable and Load Control. When \overline{CS}/LD is low the CLK signal is enabled, so the data can be clocked in. When \overline{CS}/LD is pulled high, data is loaded from the shift register into the DAC register, updating the DAC output. **D**_{OUT} (**Pin 4**): Output of the Shift Register Which Becomes Valid on the Rising Edge of the Serial Clock.

GND (Pin 5): Ground.


REF (Pin 6): Reference Input. There is a gain of one from this pin to the output. When tied to V_{CC} the output will swing from GND to V_{CC} . The output can only swing to within it's offset specification of V_{CC} (see Applicatons Information).

VOUT (Pin 7): Buffered Rail-to-Rail DAC Output.

V_{CC} (Pin 8): Positive Supply Input. $2.7V \le V_{CC} \le 5.5V$.



TIMING DIAGRAM



DEFINITIONS

Differential Nonlinearity (DNL): The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows:

 $DNL = (\Delta V_{OUT} - LSB)/LSB$

Where ΔV_{OUT} is the measured voltage difference between two adjacent codes.

Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in (nV)(sec).

Gain Error: Gain error is the difference between the output of a DAC from its ideal full-scale value after offset error has been adjusted.

Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (Endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the lowest code which guarantees the output will be greater than zero. The INL error at a given input code is calculated as follows:

 $INL = [V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(code/16383)]/LSB$

Where $V_{\mbox{OUT}}$ is the output voltage of the DAC measured at the given input code.

Least Significant Bit (LSB): The ideal voltage difference between two successive codes.

$$LSB = V_{REF}/16384$$

Resolution (n): Defines the number of DAC output states (2ⁿ) that divide the full-scale range. Resolution does not imply linearity.

Voltage Offset Error (V_{OS}): Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information).

For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.

OPERATION

Serial Interface

The data on the D_{IN} input is loaded into the shift register on the rising edge of the clock. The MSB is loaded first. The DAC register loads the data from the shift register when \overline{CS}/LD is pulled high. The clock is disabled internally when \overline{CS}/LD is high. Note: CLK must be low before \overline{CS}/LD is pulled low to avoid an extra internal clock pulse. The input word must be 16 bits wide. The last two bits are don't cares.

The buffered output of the 16-bit shift register is available on the D_{OUT} pin which swings from GND to V_{CC} .

Multiple LTC1658s may be daisy-chained together by connecting the D_{OUT} pin to the D_{IN} pin of the next chip while the clock and CS/LD signals remain common to all chips in the daisy chain. The serial data is clocked to all of

the chips then the $\overline{\text{CS}}/\text{LD}$ signal is pulled high to update all of them simultaneously.

Voltage Output

The LTC1658 rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 400mV of the positive supply voltage or ground. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of 40Ω , at 5V V_{CC}, when driving a load to the rails. The output can drive 1000pF without going into oscillation.

The output swings from OV to the voltage at the REF pin, i.e., there is a gain of 1 from REF to V_{OUT} . Please note, if REF is tied to V_{CC} the output can only swing to $(V_{CC} - V_{OS})$. See Applications Information.



APPLICATIONS INFORMATION

Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at OV as shown in Figure 1b.

Similarly, limiting can occur near full scale when the REF pin is tied to V_{CC}. If V_{REF} = V_{CC} and the DAC full-scale error

(FSE) is positive, the output for the highest codes limits at V_{CC} as shown in Figure 1c. No full-scale limiting can occur if V_{REF} is less than V_{CC} – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





Figure 1. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When $V_{REF} = V_{CC}$



TYPICAL APPLICATIONS




An Optoisolated 4mA to 20mA Process Controller

This circuit shows how to use an LTC1658 to make an optoisolated digitally controlled 4mA to 20mA process controller. The controller circuitry, including the optoisolation, is powered by the loop voltage that can have a wide range of 3.8V to 30V. The 3.3V output of the LT1121-3.3 is used for the 4mA offset current and V_{OUT} is

used for the digitally controlled 0mA to 16mA current. R_S is a sense resistor and the op amp modulates the transistor Q1 to provide the 4mA to 20mA current through this resistor. The potentiometers allow for offset and full-scale adjustment. The control circuitry dissipates well under the 4mA budget at zero-scale.




TYPICAL APPLICATIONS



A 14-Bit Analog Input/Output Channel for a PC



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.





N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)

MS8 Package

PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE


** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE





*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)


S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

TYPICAL APPLICATION





RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS		
LTC1257	Single 12-Bit V_{OUT} DAC, Full Scale: 2.048V, V_{CC} : 4.75V to 15.75V, Reference Can Be Overdriven Up to 12V, i.e., FS _{MAX} = 12V	5V to 15V Single Supply, Complete V _{OUT} DAC in SO-8 Package		
LTC1446/LTC1446L	Dual 12-Bit V _{OUT} DACs in SO-8 Package	LTC1446: $V_{CC} = 4.5V$ to 5.5V, $V_{OUT} = 0V$ to 4.095V LTC1446L: $V_{CC} = 2.7V$ to 5.5V, $V_{OUT} = 0V$ to 2.5V		
LTC1448	Dual 12-Bit V _{OUT} DAC, V _{CC} : 2.7V to 5.5V	Output Swings from GND to REF. REF Input Can Be Tied to $V_{\mbox{CC}}$		
LTC1450/LTC1450L	Single 12-Bit V _{OUT} DACs with Parallel Interface	LTC1450: $V_{CC} = 4.5V$ to 5.5V, $V_{OUT} = 0V$ to 4.095V LTC1450L: $V_{CC} = 2.7V$ to 5.5V, $V_{OUT} = 0V$ to 2.5V		
LTC1451	Single Rail-to-Rail 12-Bit DAC, Full Scale: 4.095V, V _{CC} : 4.5V to 5.5V, Internal 2.048V Reference Brought Out to Pin	5V, Low Power Complete $V_{\mbox{OUT}}$ DAC in SO-8 Package		
LTC1452	Single Rail-to-Rail 12-Bit V_{OUT} Multiplying DAC, V_{CC} : 2.7V to 5.5V	Low Power, Multiplying V _{OUT} DAC with Rail-to-Rail Buffer Amplifier in SO-8 Package		
LTC1453	Single Rail-to-Rail 12-Bit V _{OUT} DAC, Full Scale: 2.5V, V _{CC} : 2.7V to 5.5V	3V, Low Power, Complete V _{OUT} DAC in SO-8 Package		
LTC1454/LTC1454L	Dual 12-Bit V_{OUT} DACs in SO-16 Package with Added Functionality	LTC1454: $V_{CC} = 4.5V$ to 5.5V, $V_{OUT} = 0V$ to 4.095V LTC1454L: $V_{CC} = 2.7V$ to 5.5V, $V_{OUT} = 0V$ to 2.5V		
LTC1456	Single Rail-to-Rail Output 12-Bit DAC with Clear Pin, Full Scale: 4.095V, V _{CC} : 4.5V to 5.5V	Low Power, Complete V _{OUT} DAC in SO-8 Package with Clear Pin		
LTC1458/LTC1458L	Quad 12 Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: $V_{CC} = 4.5V$ to 5.5V, $V_{OUT} = 0V$ to 4.095V LTC1458L: $V_{CC} = 2.7V$ to 5.5V, $V_{OUT} = 0V$ to 2.5V		
LTC1659	Single Rail-to-Rail 12-Bit V_{OUT} DAC in 8-Pin MSOP, $V_{CC}\!\!:$ 2.7V to 5.5V	Low Power, Multiplying V_{OUT} DAC in MS8 Packag Output Swings from GND to REF. REF Input Can B Tied to V_{CC} .		
References				
LT1019	Precision Voltage Reference	Ultralow Drift 5ppm/°C, Initial Accuracy: 0.05%		
LT1634	Micropower Precision Reference	Low Drift 10ppm/°C, Initial Accuracy: 0.05%		

