# ABSOLUTE MAXIMUM RATINGS

(Note 1)

| IN Pin Voltage                       | ±20V  |
|--------------------------------------|-------|
| OUT1, OUT2 Pin Voltage               |       |
| Input to Output Differential Voltage |       |
| ADJ1, ADJ2 Pin Voltage               | ±7V   |
| BYP1, BYP2 Pin Voltage               | ±0.6V |
| SHDN1, SHDN2 Pin Voltage             | ±20V  |

| Output Short-Circut Duration Indefinit                        | е |
|---|---|
| Operating Junction Temperature Range<br>(Note 2)40°C to 125°C | C |
| Storage Temperature Range                                     |   |
| Lead Temperature (Soldering, 10 sec)                          |   |
| (MSE package only)  |   |

### PIN CONFIGURATION



#### **ORDER INFORMATION**

| LEAD FREE FINISH  | TAPE AND REEL    | PART MARKING* | PACKAGE DESCRIPTION             | TEMPERATURE RANGE |
|-------------------|------------------|---------------|---------------------------------|-------------------|
| LT3023EDD#PBF     | LT3023EDD#TRPBF  | LAJA          | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 125°C    |
| LT3023IDD#PBF     | LT3023IDD#TRPBF  | LAJA          | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 125°C    |
| LT3023EMSE#PBF    | LT3023EMSE#TRPBF | LTAHZ         | 10-Lead Plastic MSOP            | -40°C to 125°C    |
| LT3023IMSE#PBF    | LT3023IMSE#TRPBF | LTAHZ         | 10-Lead Plastic MSOP            | -40°C to 125°C    |
| LEAD BASED FINISH | TAPE AND REEL    | PART MARKING* | PACKAGE DESCRIPTION             | TEMPERATURE RANGE |
| LT3023EDD         | LT3023EDD#TR     | LAJA          | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 125°C    |
| LT3023IDD         | LT3023IDD#TR     | LAJA          | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 125°C    |
| LT3023EMSE        | LT3023EMSE#TR    | LTAHZ         | 10-Lead Plastic MSOP            | -40°C to 125°C    |
| LT3023IMSE        | LT3023IMSE#TR    | LTAHZ         | 10-Lead Plastic MSOP            | -40°C to 125°C    |

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 2)

| PARAMETER                              | CONDITIONS   |   | MIN            | ТҮР            | MAX            | UNITS  |
|--|--|---|----------------|----------------|----------------|--------|
| Minimum Input Voltage<br>(Notes 3, 11) | I <sub>LOAD</sub> = 100mA  | • |                | 1.8            | 2.3            | V      |
| ADJ1, ADJ2 Pin Voltage<br>(Note 3, 4)  | V <sub>IN</sub> = 2V, I <sub>LOAD</sub> = 1mA<br>2.3V < V <sub>IN</sub> < 20V, 1mA < I <sub>LOAD</sub> < 100mA | • | 1.205<br>1.190 | 1.220<br>1.220 | 1.235<br>1.250 | V<br>V |



#### ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

| PARAMETER   | CONDITIONS  |             | MIN  | ТҮР                         | MAX                        | UNITS                      |
|---|---|-------------|------|-----------------------------|----------------------------|----------------------------|
| Line Regulation (Note 3)  | $\Delta V_{IN} = 2V$ to 20V, $I_{LOAD} = 1$ mA  |             |      | 1                           | 10                         | mV                         |
| Load Regulation (Note 3)  | $V_{IN}$ = 2.3V, $\Delta I_{LOAD}$ = 1mA to 100mA $V_{IN}$ = 2.3V, $\Delta I_{LOAD}$ = 1mA to 100mA | •           |      | 1                           | 12<br>25                   | mV<br>mV                   |
| Dropout Voltage<br>V <sub>IN</sub> = V <sub>OUT(NOMINAL)</sub> (Notes 5, 6, 11) | $I_{LOAD} = 1mA$<br>$I_{LOAD} = 1mA$  | •           |      | 0.10                        | 0.15<br>0.19               | V<br>V                     |
|   | $I_{LOAD} = 10mA$<br>$I_{LOAD} = 10mA$  | •           |      | 0.17                        | 0.22<br>0.29               | V<br>V                     |
|   | $I_{LOAD} = 50mA$<br>$I_{LOAD} = 50mA$  | •           |      | 0.24                        | 0.28<br>0.38               | V<br>V                     |
|   | $I_{LOAD} = 100 \text{mA}$<br>$I_{LOAD} = 100 \text{mA}$  | •           |      | 0.30                        | 0.35<br>0.45               | V<br>V                     |
| GND Pin Current (Per Channel)<br>$V_{IN} = V_{OUT(NOMINAL)}$ (Notes 5, 7)       | $I_{LOAD} = 0mA$ $I_{LOAD} = 1mA$ $I_{LOAD} = 10mA$ $I_{LOAD} = 50mA$ $I_{LOAD} = 100mA$            | •<br>•<br>• |      | 20<br>55<br>230<br>1<br>2.2 | 45<br>100<br>400<br>2<br>4 | μΑ<br>μΑ<br>μΑ<br>mA<br>mA |
| Output Voltage Noise  | $C_{OUT} = 10\mu$ F, $C_{BYP} = 0.01\mu$ F, $I_{LOAD} = 100$ mA, BW = 10Hz to 100kHz                |             |      | 20                          |                            | μV <sub>RMS</sub>          |
| ADJ1/ADJ2 Pin Bias Current  | (Notes 3, 8)  |             |      | 30                          | 100                        | nA                         |
| Shutdown Threshold  | V <sub>OUT</sub> = Off to On<br>V <sub>OUT</sub> = On to Off  | •           | 0.25 | 0.8<br>0.65                 | 1.4                        | V<br>V                     |
| SHDN1/SHDN2 Pin Current<br>(Note 9)   | $V_{SHDN} = 0V$<br>$V_{SHDN} = 20V$   | •           |      | 0<br>1                      | 0.5<br>3                   | μA<br>μA                   |
| Quiescent Current in Shutdown   | $V_{IN} = 6V, V_{\overline{SHDN}} = 0V$ (Both $\overline{SHDN}$ Pins)                               |             |      | 0.01                        | 0.1                        | μA                         |
| Ripple Rejection (Note 3)   | $V_{IN}$ = 2.72V (Avg), $V_{RIPPLE}$ = 0.5 $V_{P-P}$ , $f_{RIPPLE}$ = 120Hz,<br>$I_{LOAD}$ = 50mA   |             | 55   | 65                          |                            | dB                         |
| Current Limit   | $V_{IN} = 7V, V_{OUT} = 0V$<br>$V_{IN} = 2.3V, \Delta V_{OUT} = -5\%$                               | •           | 110  | 200                         |                            | mA<br>mA                   |
| Input Reverse Leakage Current   | $V_{IN} = -20V$ , $V_{OUT} = 0V$  |             |      |                             | 1                          | mA                         |
| Reverse Output Current (Notes 3,10)   | V <sub>OUT</sub> = 1.22V, V <sub>IN</sub> < 1.22V   |             |      | 5                           | 10                         | μA                         |

temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . (Note 2)

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LT3023 is tested and specified under pulse load conditions such that  $T_J \cong T_A$ . The LT3023E is 100% tested at  $T_A = 25^{\circ}$ C. Performance at  $-40^{\circ}$ C and 125°C is assured by design, characterization and correlation with statistical process controls. The LT3023I is guaranteed over the full  $-40^{\circ}$ C to 125°C operating junction temperature range.

**Note 3:** The LT3023 is tested and specified for these conditions with the ADJ1/ADJ2 pin connected to the corresponding OUT1/OUT2 pin.

**Note 4:** Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

**Note 5:** To satisfy requirements for minimum input voltage, the LT3023 is tested and specified for these conditions with an external resistor divider (two 250k resistors) for an output voltage of 2.44V. The external resistor divider will add a  $5\mu$ A DC load on the output.

**Note 6:** Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to:  $V_{IN} - V_{DROPOUT}$ .

**Note 7:** GND pin current is tested with  $V_{IN} = 2.44V$  and a current source load. This means the device is tested while operating in its dropout region or at the minimum input voltage specification. This is the worst-case GND pin current. The GND pin current will decrease slightly at higher input voltages.


Note 8: ADJ1 and ADJ2 pin bias current flows into the pin.


**Note 9:** SHDN1 and SHDN2 pin current flows into the pin.


**Note 10:** Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out the GND pin.


**Note 11:** For the LT3023 dropout voltage will be limited by the minimum input voltage specification under some output voltage/load conditions. See the curve of Minimum Input Voltage in the Typical Performance Characteristics.














ADJ1 or ADJ2 Pin Voltage




**Quiescent Current** 




SHDN1 or SHDN2 Pin Threshold (On-to-Off)



3023fa





R<sub>L</sub> = 1.22k

INPUT VOLTAGE (V)

 $I_L = 1mA^*$ 


R<sub>L</sub> = 122Ω

I<sub>L</sub> = 10mA\*

3023 G07

**GND Pin Current** 





2.50

2.25

2.00

1.75

1.00

0.75

0.50

0.25


0

0 1 2

3 4 5 6 7 8 9 10

GND PIN CURRENT (mA)












5












**Channel-to-Channel Isolation** 100 I<sub>LOAD</sub> = 100mA PER CHANNEL (dB) 90 CHANNEL-TO-CHANNEL ISOLATION 80 70 60 50 40 30 20 10 0 0.01 0.1 10 100 1000 1 FREQUENCY (kHz)

3023 G21h




Load Regulation












RMS Output Noise vs Bypass Capacitor













10Hz to 100kHz Output Noise C<sub>BYP</sub> = 100pF




C<sub>OUT</sub> = 10μF I<sub>L</sub> = 100mA V<sub>OUT</sub> SET FOR 5V OUT







C<sub>OUT</sub> = 10µF I<sub>L</sub> = 100mA V<sub>OUT</sub> SET FOR 5V OUT



10Hz to 100kHz Output Noise  $C_{BYP} = 0.01 \mu F$ 







#### PIN FUNCTIONS

GND (Pin 3): Ground.

**ADJ1/ADJ2 (Pins 4/2):** Adjust Pin. These are the inputs to the error amplifiers. These pins are internally clamped to  $\pm$  7V. They have a bias current of 30nA which flows into the pin (see curve of ADJ1/ADJ2 Pin Bias Current vs Temperature in the Typical Performance Characteristics section). The ADJ1 and ADJ2 pin voltage is 1.22V referenced to ground and the output voltage range is 1.22V to 20V.

**BYP1/BYP2 (Pins 5/1):** Bypass. The BYP1/BYP2 pins are used to bypass the reference of the LT3023 regulator to achieve low noise performance from the regulator. The BYP1/BYP2 pins are clamped internally to  $\pm 0.6V$  (one V<sub>BE</sub>) from ground. A small capacitor from the corresponding output to this pin will bypass the reference to lower the output voltage noise. A maximum value of  $0.01\mu$ F can be used for reducing output voltage noise to a typical  $20\mu$ V<sub>RMS</sub> over a 10Hz to 100kHz bandwidth. If not used, this pin must be left unconnected.

**OUT1/OUT2 (Pins 6/10):** Output. The outputs supply power to the loads. A minimum output capacitor of 1µF is required to prevent oscillations. Larger output capacitors will be required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more information on output capacitance and reverse output characteristics.

**SHDN1/SHDN2 (Pins 7/9):** Shutdown. The SHDN1/SHDN2 pins are used to put the corresponding channel of the LT3023 regulator into a low power shutdown state. The output will be off when the pin is pulled low. The SHDN1/SHDN2 pins can be driven either by 5V logic or open-collector logic with pull-up resistors. The pull-up resistors are required to supply the pull-up current of the open-collector gates, normally several microamperes, and the SHDN1/SHDN2 pin current, typically 1µA. If unused, the pin must be connected to V<sub>IN</sub>. The device will not function if the SHDN1/SHDN2 pins are not connected.

**IN (Pin 8):** Input. Power is supplied to the device through the IN pin. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of  $1\mu$ F to  $10\mu$ F is sufficient. The LT3023 regulator is designed to withstand reverse voltages on the IN pin with respect to ground and the OUT pin. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device will act as if there is a diode in series with its input. There will be no reverse current flow into the regulator and no reverse voltage will appear at the load. The device will protect both itself and the load.

**Exposed Pad (Pin 11):** Ground. This pin must be soldered to the PCB and electrically connected to ground.



The LT3023 is a dual 100mA low dropout regulator with micropower guiescent current and shutdown. The device is capable of supplying 100mA per channel at a dropout voltage of 300mV. Output voltage noise can be lowered to  $20\mu V_{RMS}$  over a 10Hz to 100kHz bandwidth with the addition of a 0.01µF reference bypass capacitor. Additionally, the reference bypass capacitor will improve transient response of the regulator, lowering the settling time for transient load conditions. The low operating quiescent current (20µA per channel) drops to less than 1µA in shutdown. In addition to the low guiescent current, the LT3023 regulator incorporates several protection features which make it ideal for use in battery-powered systems. The device is protected against both reverse input and reverse output voltages. In battery backup applications where the output can be held up by a backup battery when the input is pulled to ground, the LT3023 acts like it has a diode in series with its output and prevents reverse current flow. Additionally, in dual supply applications where the regulator load isreturned to a negative supply, the output can be pulled below ground by as much as 20V and still allow the device to start and operate.

#### Adjustable Operation

The LT3023 has an output voltage range of 1.22V to 20V. The output voltage is set by the ratio of two external resistors as shown in Figure 1. The device servos the output to maintain the corresponding ADJ1/ADJ2 pin voltage at 1.22V referenced to ground. The current in R1 is then equal to 1.22V/R1 and the current in R2 is the current in R1 plus the ADJ1/ADJ2 pin bias current. The ADJ1/ADJ2 pin bias current, 30nA at 25°C, flows through R2 into the ADJ1/ADJ2 pin. The output voltage can be calculated using the formula in Figure 1. The value of R1 should be no greater than 250k to minimize errors in the output voltage caused by the ADJ1/ADJ2 pin bias current. Note that in shutdown the output is turned off and the divider current will be zero. Curves of ADJ1/ADJ2 Pin Voltage vs Temperature and ADJ1/ADJ2 Pin Bias Current vs Temperature appear in the Typical Performance Characteristics.




Figure 1. Adjustable Operation

The device is tested and specified with the ADJ1/ADJ2 pin tied to the corresponding OUT1/OUT2 pin for an output voltage of 1.22V. Specifications for output voltages greater than 1.22V will be proportional to the ratio of the desired output voltage to 1.22V:  $V_{OUT}/1.22V$ . For example, load regulation for an output current change of 1mA to 100mA is -1mV typical at  $V_{OUT}$  = 1.22V. At  $V_{OUT}$  = 12V, load regulation is:

(12V/1.22V)(-1mV) = -9.8mV

#### **Bypass Capacitance and Low Noise Performance**


The LT3023 regulator may be used with the addition of a bypass capacitor from  $V_{OUT}$  to the corresponding BYP1/ BYP2 pin to lower output voltage noise. A good quality low leakage capacitor is recommended. This capacitor will bypass the reference of the regulator, providing a low frequency noise pole. The noise pole provided by this bypass capacitor will lower the output voltage noise to as low as  $20\mu V_{BMS}$  with the addition of a  $0.01\mu F$  bypass capacitor. Using a bypass capacitor has the added benefit of improving transient response. With no bypass capacitor and a 10µF output capacitor, a 10mA to 100mA load step will settle to within 1% of its final value in less than 100 µs. With the addition of a  $0.01\mu$ F bypass capacitor, the output will stay within 1% for a 10mA to 100mA load step (see Transient Reponse in Typical Performance Characteristics section). However, regulator start-up time is proportional to the size of the bypass capacitor, slowing to 15ms with a 0.01µF bypass capacitor and 10µF output capacitor.



#### **Output Capacitance and Transient Response**

The LT3023 regulator is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 1µF with an ESR of  $3\Omega$  or less is recommended to prevent oscillations. The LT3023 is a micropower device and output transient response will be a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the LT3023, will increase the effective output capacitor value. With larger capacitors used to bypass the reference (for low noise operation), larger values of output capacitors are needed. For 100pF of bypass capacitance, 2.2µF of output capacitor is recommended. With a 330pF bypass capacitor or larger, a 3.3µF output capacitor is recommended. The shaded region of Figure 2 defines the region over which the LT3023 regulator is stable. The minimum ESR needed is defined by the amount of bypass capacitance used, while the maximum ESR is  $3\Omega$ .

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but they tend to have strong voltage





and temperature coefficients as shown in Figures 3 and 4. When used with a 5V regulator, a 16V 10µF Y5V capacitor can exhibit an effective value as low as 1µF to 2µF for the DC bias voltage applied and over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors: the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component





Figure 3. Ceramic Capacitor DC Bias Characteristics








case size increases, but expected capacitance at operating voltage should be verified.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be induced by vibrations in the system or thermal transients. The resulting voltages produced can cause appreciable amounts of noise, especially when a ceramic capacitor is used for noise bypassing. A ceramic capacitor produced Figure 5's trace in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as





increased output voltage noise.

#### **Thermal Considerations**

The power handling capability of the device will be limited by the maximum rated junction temperature (125°C). The power dissipated by the device will be made up of two components (for each channel):

- 1. Output current multiplied by the input/output voltage differential:  $(I_{OUT})(V_{IN} V_{OUT})$ , and
- 2. GND pin current multiplied by the input voltage:  $(I_{GND})(V_{IN})$ .

The ground pin current can be found by examining the GND Pin Current curves in the Typical Performance

Characteristics section. Power dissipation will be equal to the sum of the two components listed above. Power dissipation from both channels must be considered during thermal analysis.

The LT3023 regulator has internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

The following tables list thermal resistance for several different board sizes and copper areas. All measurements were taken in still air on 3/32" FR-4 board with one ounce copper.

#### Table 1. MSE Package, 10-Lead MSOP

| COPPER AREA         |  | THERMAL RESISTANCE  |  |  |
|---------------------|--|---|--|--|
| BACKSIDE            | <b>BOARD AREA</b>  | (JUNCTION-TO-AMBIENT)   |  |  |
| 2500mm <sup>2</sup> | 2500mm <sup>2</sup>  | 40°C/W  |  |  |
| 2500mm <sup>2</sup> | 2500mm <sup>2</sup>  | 45°C/W  |  |  |
| 2500mm <sup>2</sup> | 2500mm <sup>2</sup>  | 50°C/W  |  |  |
| 2500mm <sup>2</sup> | 2500mm <sup>2</sup>  | 62°C/W  |  |  |
|                     | BACKSIDE           2500mm²           2500mm²           2500mm² | BACKSIDE         BOARD AREA           2500mm <sup>2</sup> 2500mm <sup>2</sup> 2500mm <sup>2</sup> 2500mm <sup>2</sup> 2500mm <sup>2</sup> 2500mm <sup>2</sup> |  |  |

\*Device is mounted on topside.

#### Table 2. DD Package, 10-Lead DFN

| COPPER AREA         |                     |                     | THERMAL RESISTANCE    |
|---------------------|---------------------|---------------------|-----------------------|
| TOPSIDE*            | BACKSIDE            | BOARD AREA          | (JUNCTION-TO-AMBIENT) |
| 2500mm <sup>2</sup> | 2500mm <sup>2</sup> | 2500mm <sup>2</sup> | 40°C/W                |
| 1000mm <sup>2</sup> | 2500mm <sup>2</sup> | 2500mm <sup>2</sup> | 45°C/W                |
| 225mm <sup>2</sup>  | 2500mm <sup>2</sup> | 2500mm <sup>2</sup> | 50°C/W                |
| 100mm <sup>2</sup>  | 2500mm <sup>2</sup> | 2500mm <sup>2</sup> | 62°C/W                |

\*Device is mounted on topside.

The thermal resistance juncton-to-case ( $\theta_{JC}$ ), measured at the Exposed Pad on the back of the die is 10°C/W.



#### **Calculating Junction Temperature**

Example: Given an output voltage on the first channel of 3.3V, an output voltage of 2.5V on the second channel, an input voltage range of 4V to 6V, output current ranges of 0mA to 100mA for the first channel and 0mA to 50mA for the second channel, with a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

The power dissipated by each channel of the device will be equal to:

 $I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$ 

where (for the first channel):

$$\begin{split} &I_{OUT(MAX)} = 100 \text{mA} \\ &V_{IN(MAX)} = 6 \text{V} \\ &I_{GND} \text{ at } (I_{OUT} = 100 \text{mA}, \text{ V}_{IN} = 6 \text{V}) = 2 \text{mA} \end{split}$$

S0:

P1 = 100mA(6V - 3.3V) + 2mA(6V) = 0.28W

and (for the second channel):

$$\begin{split} I_{OUT(MAX)} &= 50 \text{mA} \\ V_{IN(MAX)} &= 6 \text{V} \\ I_{GND} \text{ at } (I_{OUT} = 50 \text{mA}, \text{ V}_{IN} = 6 \text{V}) = 1 \text{mA} \end{split}$$

S0:

P2 = 50mA(6V - 2.5V) + 1mA(6V) = 0.18W

The thermal resistance will be in the range of 40°C/W to 60°C/W depending on the copper area. So the junction temperature rise above ambient will be approximately equal to:

 $(0.28W + 018W)(60^{\circ}C/W) = 27.8^{\circ}C$ 

The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

 $T_{JMAX} = 50^{\circ}C + 27.8^{\circ}C = 77.8^{\circ}C$ 

#### **Protection Features**

The LT3023 regulator incorporates several protection features which makes it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current

limiting and thermal limiting, the devices are protected against reverse input voltages, reverse output voltages and reverse voltages from output to input.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.

The input of the device will withstand reverse voltages of 20V. Current flow into the device will be limited to less than 1mA (typically less than 100 $\mu$ A) and no negative voltage will appear at the output. The device will protect both itself and the load. This provides protection against batteries which can be plugged in backward.

The output of the LT3023 can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20V. The output will act like an open circuit; no current will flow out of the pin. If the input is powered by a voltage source, the output will source the short-circuit current of the device and will protect itself by thermal limiting. In this case, grounding the SHDN1/SHDN2 pins will turn off the device and stop the output from sourcing the short-circuit current.

The ADJ1 and ADJ2 pins can be pulled above or below ground by as much as 7V without damaging the device. If the input is left open circuit or grounded, the ADJ1 and ADJ2 pins will act like an open circuit when pulled below ground and like a large resistor (typically 100k) in series with a diode when pulled above ground.

In situations where the ADJ1 and ADJ2 pins are connected to a resistor divider that would pull the pins above their 7V clamp voltage if the output is pulled high, the ADJ1/ADJ2 pin input current must be limited to less than 5mA. For example, a resistor divider is used to provide a regulated 1.5V output from the 1.22V reference when the output is forced to 20V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5mA when the ADJ1/ADJ2 pin is at 7V. The 13V difference between output and ADJ1/ADJ2 pin divided by the 5mA maximum current into the ADJ1/ADJ2 pin yields a minimum top resistor value of 2.6k.



In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage or is left open circuit. Current flow back into the output will follow the curve shown in Figure 6.

When the IN pin of the LT3023 is forced below the OUT1 or OUT2 pins or the OUT1/OUT2 pins are pulled above the IN pin, input current will typically drop to less than  $2\mu$ A. This can happen if the input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the SHDN1/SHDN2 pins will have no effect on the reverse output current when the output is pulled above the input.






Figure 6. Reverse Output Current


#### TYPICAL APPLICATIONS



Noise Bypassing Slows Startup, Allows Outputs to Track




Startup Time





### PACKAGE DESCRIPTION




DD Package

#### NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
- CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
- TOP AND BOTTOM OF PACKAGE



#### PACKAGE DESCRIPTION



MSE Package 10-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1664 Rev B)

2. DRAWING NOT TO SCALE

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.


MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX




### TYPICAL APPLICATION




**Startup Sequencing** 

**Turn-On Waveforms** 



.....



#### **RELATED PARTS**

| PART NUMBER   | DESCRIPTION  | COMMENTS  |  |  |
|---|--|---|--|--|
| LT1129  | 700mA, Micropower, LDO   | $V_{\text{IN}}\!\!:$ 4.2V to 30V, $V_{\text{OUT}(\text{MIN})}$ = 3.75V, $I_{\text{Q}}$ = 50µA, $I_{\text{SD}}$ = 16µA, DD, SOT-223, S8,T0220, TSSOP20 Packages  |  |  |
| LT1175  | 500mA, Micropower Negative LDO   | Guaranteed Voltage Tolerance and Line/Load Regulation, V <sub>IN</sub> : -20V to -4.3V, $V_{OUT(MIN)} = -3.8V$ , $I_Q = 45\mu$ A, $I_{SD} = 10\mu$ A, DD,SOT-223, S8 Packages   |  |  |
|   |  | Accurate Programmable Current Limit, Remote Sense, V <sub>IN</sub> : –35V to –4.2V, V <sub>OUT(MIN</sub> = –2.40V, I <sub>Q</sub> = 2.5mA, I <sub>SD</sub> <1 $\mu$ A, TO220-5 Package                                    |  |  |
|   |  | Low Noise < $20\mu V_{RMS}$ , Stable with 1µF Ceramic Capacitors, V <sub>IN</sub> : 1.8V to 20V, V <sub>OUT(MIN) =</sub> 1.22V, I <sub>Q</sub> = $20\mu A$ , I <sub>SD</sub> <1µA, ThinSOT Package                        |  |  |
|   |  | Low Noise < 20µV_RMS, VIN: 1.8V to 20V, V_OUT(MIN) = 1.22V, IQ = 25µA, I_{SD} <1µA, MS8 Package   |  |  |
| LT1763 500mA, Low Noise Micropower, LDO Low Noise < 20μV <sub>RMS</sub> , V <sub>IN</sub> : 1.8V to 20V, V <sub>OUT(MIN)</sub> = 1.22V, I <sub>Q</sub> = 30μA, S8 Package   |  | Low Noise < 20µV_RMS, VIN: 1.8V to 20V, V_OUT(MIN) = 1.22V, IQ = 30µA, I_{SD} <1µA, S8 Package  |  |  |
| LT1764/LT1764A 3A, Low Noise, Fast Transient Response, LDO Low Noise < 40μV <sub>RMS</sub> , "A" Version Stable with Ceramic Capacito V <sub>0UT(MIN)</sub> = 1.21V, I <sub>Q</sub> = 1mA, I <sub>SD</sub> <1μA, DD, T0220 Packages |  | Low Noise < 40 $\mu$ V <sub>RMS</sub> , "A" Version Stable with Ceramic Capacitors, V <sub>IN</sub> : 2.7V to 20V, V <sub>OUT(MIN)</sub> = 1.21V, I <sub>Q</sub> = 1mA, I <sub>SD</sub> <1 $\mu$ A, DD, TO220 Packages    |  |  |
|   |  | Low Noise < $30\mu V_{RMS}$ , Stable with $1\mu F$ Ceramic Capacitors, $V_{IN}$ : 1.6V to 6.5V, $V_{OUT(MIN)} = 1.25V$ , $I_Q = 40\mu A$ , $I_{SD} < 1\mu A$ , ThinSOT Package  |  |  |
|   |  | Low Noise < 20µV_RMS, VIN: 1.8V to 20V, V_OUT(MIN) = 1.22V, IQ = 30µA, I_{SD} <1µA, MS8 Package   |  |  |
|   |  | Low Noise < $40\mu V_{RMS}$ , "A" Version Stable with Ceramic Capacitors, V <sub>IN</sub> : 2.1V to 20V, V <sub>OUT(MIN)</sub> = 1.21V, I <sub>Q</sub> = 1mA, I <sub>SD</sub> <1 $\mu$ A, DD, TO220, SOT-223, S8 Packages |  |  |
| LT1964  | T1964 200mA, Low Noise Micropower, Negative LDO Low Noise < $30\mu V_{RMS}$ , Stable with Ceramic Capacitors, V <sub>IN</sub> : -0.9V to -20 $V_{OUT(MIN)} = -1.21V$ , I <sub>Q</sub> = $30\mu A$ , I <sub>SD</sub> = $3\mu A$ , ThinSOT Package |   |  |  |
| LTC3407   | Dual 600mA. 1.5MHz Synchronous Step Down<br>DC/DC Converter<br>VIN: 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.6 V, I <sub>Q</sub> = 40µA, I <sub>SD</sub> <1µA, MSE Package  |   |  |  |

3023fa LT 0208 REV A · PRINTED IN USA ECHNOLOGY © LINEAR TECHNOLOGY CORPORATION 2003