Со	ntents						
1	Block d	agram	3				
2	Pin con	iguration	4				
3	Typical	application	5				
4	Absolut	e maximum ratings	6				
5	Electrical characteristics						
6	Applica	tion information					
	6.1	External capacitors					
		6.1.1 Input capacitor					
		6.1.2 Output capacitor					
	6.2	Output voltage setting for ADJ	version11				
	6.3	Enable pin operation					
	6.4	Power Good					
7	Typical	characteristics	12				
8	Package	e information					
	8.1	DFN6 (3x3) package information	on16				
	8.2	DFN6 (3x3) packing informatio	n18				
	8.3	DFN6 (2x2) package information	on20				
	8.4	DFN6 (2x2) packing informatio	n23				
	8.5	PPAK package information	24				
	8.6	DPAK package information					
	8.7	PPAK and DPAK packing infor	mation29				
9	Orderin	g information	31				
10	Revisio	n history					



1 Block diagram



2 Pin configuration



Pin n°		Symbol	Function		
PPAK	DPAK	Symbol	Function		
5	-	ADJ/PG	For adjustable versions: error amplifier input pin For fixed versions: power-good output		
2	1	Vin	Input voltage		
4	3	Vout	Output voltage		
1	-	EN	Enable pin logic input: low = shutdown, high = active		
3	2	GND	Ground		
TAB	TAB	GND	Ground		

Table 1: DPAK, PPAK pin description

Table 2: DFN6-2x2 and 3x3 p	oin description
-----------------------------	-----------------

Pin n°	Symbol	Function
2	ADJ/NC	For adjustable versions: error amplifier input pin For fixed versions: not connected
6	Vin	Input voltage
1	Vout	Output voltage
5	EN	Enable pin logic input: low = shutdown, high = active
3	PG	Power-good output
4	GND	Ground
Exposed pad	GND	Ground



3 Typical application





LDF

4 Absolute maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vin	DC input voltage	- 0.3 to 20	V
V _{OUT}	DC output voltage	- 0.3 to V _{IN} + 0.3	V
Ven	Enable input voltage	- 0.3 to V _{IN} + 0.3	V
Vadj	ADJ pin voltage	-0.3 to 2	V
V_{PG}	PG pin voltage	- 0.3 to V _{IN} + 0.3	V
ILOAD	Output current	Internally limited	mA
PD	Power dissipation	Internally limited	mW
Tstg	Storage temperature range	- 65 to 150	°C
TOP	Operating junction temperature range	- 40 to 125	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4: Thermal data

Symbol	Peromotor		Unit			
Symbol	Farameter	PPAK	DPAK	DFN6-2x2	DFN6-3x3	Unit
RthJA	Thermal resistance junction-ambient	100	100	65	55	°C/W
RthJC	Thermal resistance junction-case	8	8	6.5	10	°C/W



5 Electrical characteristics

 T_J = 25 °C, V_{IN} = $V_{OUT(NOM)}$ + 1 V, C_{IN} = 1 $\mu F,$ C_{OUT} = 2.2 $\mu F,$ I_{LOAD} = 10 mA, V_{EN} = 2 V, unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vin	Operating input voltage		2.6		16	V
		V_{OUT} +1 V $^{(1)} \le V_{IN} \le 16$ V I_{LOAD} = 10 mA	-1		1	%
Vout	and DFN6 versions	10 mA ≤ I _{LOAD} ≤ 1 A T _J = -40 to 125 °C	-1.5		1.5	%
	Vout accuracy. DPAK	V_{OUT} +1 V $^{(1)} \le V_{IN} \le 16$ V I_{LOAD} = 10 mA	-2		2	%
Vout	version	10 mA ≤ I _{LOAD} ≤ 1 A T _J = -40 to 125 °C	-3		3	%
		V_{OUT} +1 V $^{(1)} \leq V_{IN} \leq 16$ V		0.01		
ΔV _{OUT}	Static line regulation	V_{OUT} +1 V ⁽¹⁾ \leq V _{IN} \leq 16 V T _J = -40 to 125 °C			0.04	%V
		$10 \text{ mA} \leq I_{LOAD} \leq 1 \text{ A}$		0.2		
ΔVουτ	Static load regulation	10 mA ≤ I _{LOAD} ≤ 1 A T _J = -40 to 125 °C			0.6	%/A
Vdrop	Dropout voltage ⁽²⁾	I _{LOAD} = 1 A -40 °C < T _J < 125 °C		200	500	mV
		ON mode: $V_{EN} = 2 V$ $I_{LOAD} = 10 \text{ mA to } 1 \text{ A}$ $T_J = -40 \text{ to } 125 \text{ °C}$		200	800	
lq	Quiescent current	OFF mode: $V_{EN} = GND$, PPAK and DFN versions		30		μA
		OFF mode: $V_{EN} = GND$, PPAK and DFN versions -40 °C < T _J < 125 °C			120	
Isc	Short-circuit current	V _{IN} > 3 V		1.5		А
V _{EN}	Enable input logic low	$V_{IN} = 2.6 \text{ V}$ to 16 V			0.8	V
	Enable input logic high	-40 °C < TJ < 125 °C	2			V
I _{EN}	Enable pin input current	$V_{\text{EN}} = V_{\text{IN}}$		5	10	μΑ
	Power-good output	Rising edge		0.92*V _{OUT}		
PG	threshold	Falling edge		0.8*Vout		V
PG	Power-good output voltage low	I _{SINK} = 6 mA open drain output		0.4		

|--|



Electrical characteristics

characteristics LD						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
SVP	Supply voltage	V _{IN} = 4.5 V +/- 0.5 V _{RIPPLE} f = 120 Hz V _{OUT} = 3.3 V		60		dD
JVK	rejection	V _{IN} = 4.5 V +/- 0.5 V _{RIPPLE} f = 120 Hz to 100 kHz V _{OUT} = 3.3 V		45		uв
e _N	Output noise voltage	$Bw = 10 \text{ Hz to } 100 \text{ kHz},$ $I_{LOAD} = 100 \text{ mA}$ $C_{OUT} = 2.2 \mu\text{F}$		45		µV rмs /Vout
TSHDN	Thermal shutdown			170		°C
	Hysteresis			10		Ĵ

Notes:

⁽¹⁾ For V_{OUT} < 1.6 V; $V_{IN} = 2.6$ V.

 $^{(2)}$ Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.6 V.



 T_J = 25 °C, V_{IN} = $V_{OUT(NOM)}$ + 1 V, C_{IN} = 1 $\mu F,$ C_{OUT} = 2.2 $\mu F,$ I_{LOAD} = 10 mA, V_{EN} = 2 V, unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIN	Operating input voltage		2.6		16	V
	Reference voltage	$V_{IN} = V_{OUT} + 1 V^{(1)}$		0.8		V
V _{ADJ}	Reference voltage	V_{OUT} + 1 V ⁽¹⁾ \leq V _{IN} \leq 16 V I _{LOAD} = 10 mA	-1		1	0/
	tolerance	10 mA ≤ I _{LOAD} ≤ 1 A T _J = -40 to 125 °C	-1.5		1.5	70
		V_{OUT} +1 V ⁽¹⁾ \leq $V_{IN} \leq$ 16 V		0.01		
ΔVουτ	Static line regulation	V_{OUT} +1 V ⁽¹⁾ \leq V _{IN} \leq 16 V T _J = -40 to 125 °C			0.04	%V
Δνουτ	Static load	$10 \text{ mA} \leq I_{LOAD} \leq 1 \text{ A}$		0.2		%/A
	regulation	10 mA \leq I _{LOAD} \leq 1 A T _J = -40 to 125 °C		0.2	0.6	,,,,,,
Vdrop	Dropout voltage ⁽²⁾	V _{OUT} fixed to 2.5 V, I _{LOAD} = 1 A -40 °C < T _J < 125 °C		200	500	mV
		ON mode: $V_{EN} = 2 V$ I _{LOAD} = 10 mA to 1 A T _J = -40 to 125 °C		200	800	
lq	Quiescent current	OFF mode: $V_{EN} = GND$ PPAK and DFN versions		30		μA
		OFF mode: V _{EN} = GND PPAK and DFN versions -40 °C < T _J < 125 °C			120	
Isc	Short-circuit current	V _{IN} > 3 V		1.5		А
Ven	Enable input logic low	$V_{IN} = 2.6 \text{ V}$ to 16 V			0.8	V
VEN	Enable input logic high	ble input logic -40 °C < T」 < 125 °C າ	2			v
IEN	Enable pin input current	Ven = Vin		5	10	μA
	Power-good output	Rising edge		0.92*V _{ADJ}		
PG	threshold	Falling edge		0.8*Vadj		V
PG	Power-good output voltage low	I _{SINK} = 6 mA open drain output		0.4		



Electrical characteristics

haracteristics LDF							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
0.15	Supply voltage	V _{IN} = 3 V +/- 0.5 V _{RIPPLE} f = 120 Hz V _{OUT} = 0.8 V		62			
JVK	rejection	V _{IN} = 3 V +/- 0.5 V _{RIPPLE} f = 120 Hz to 100 kHz V _{OUT} = 0.8 V		55		uв	
еn	Output noise voltage	B_w = 10 Hz to 100 kHz I _{LOAD} = 100 mA C _{OUT} = 2.2 µF		50		µV _{RMS} /V _{OUT}	
TSHDN	Thermal shutdown			170		°C	
	Hysteresis			10			

Notes:

 $^{(1)}$ For Vout < 1.6 V; Vin = 2.6 V.

⁽²⁾ Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.6 V.



6 Application information

6.1 External capacitors

The LDF voltage regulator requires external ceramic capacitors to assure the control loop stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 25: "Stability plane ADJ (C_{OUT}, ESR)"* and *Figure 26: "Stability plane 3.3 V (C_{OUT}, ESR)"*. Input/output capacitors should be located as closer as possible to the relative pins.

6.1.1 Input capacitor

An input capacitor, whose minimum value is 1 μ F, must not be located farther than 0.5" from the input pin of the device and returned to a clean analog ground.

6.1.2 Output capacitor

Ceramic capacitors could be used on the output, provided that they must meet the minimum amount of capacitance and E.S.R. (equivalent series resistance) value required. 2.2 μ F is suggested as minimum capacitance to guarantee the stability of the regulator. Anyway, other COUT values can be used according to the *Figure 25: "Stability plane ADJ* (*Cout, ESR*)" and *Figure 26: "Stability plane 3.3 V* (*Cout, ESR*)" showing the allowable ESR range as a function of the output capacitance. The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Besides, capacitor tolerance and temperature variation must be taken into account to assure the minimum amount of capacitance.

6.2 Output voltage setting for ADJ version

In the adjustable version, the output voltage can be set from 0.8 V up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, thus allowing remote voltage sensing.

The resistor divider could be selected by the following equation:

 $V_{OUT} = V_{ADI} (1 + \frac{R1}{R2})$ with $V_{ADI} = 0.8 V(typ.)$

It is recommended to use resistors with values in the range of 10 k Ω to 100 k Ω . Lower values can also be suitable, but current consumption increases.

6.3 Enable pin operation

This pin can be used to turn OFF the regulator when it is pulled down, so to drastically reduce the current consumption. When the enable feature is not used, this pin must be tied to V_{IN} to keep the regulator output in ON state every time. To assure the proper operation, the signal source, used to drive the EN pin, must be able to swing above and below the specified thresholds listed in the electrical characteristics (V_{EN}). The EN pin must not be left floating because it is not internally pulled down/up.

6.4 Power Good

The LDF features an open drain PG pin to sequence either external supplies or loads and to provide fault detection. This pin requires an external resistor (R_{PG}) to pull Power Good high when the output is within the power-good tolerance window. Typical values for this resistor range from 10 k Ω to 100 k Ω .



DocID025502 Rev 2

7 Typical characteristics









DocID025502 Rev 2







13/33

57

















8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

8.1 **DFN6 (3x3)** package information



DocID025502 Rev 2



Table 7: DFN6 (3x3) mechanical data			
Dim		mm	
Dim.	Min.	Тур.	Max.
A	0.80		1
A1	0	0.02	0.05
A3		0.20	
b	0.23		0.45
D	2.90	3	3.10
D2	2.23		2.50
E	2.90	3	3.10
E2	1.50		1.75
е		0.95	
L	0.30	0.40	0.50

Figure 28: DFN6 (3x3) recommended footprint



57

DocID025502 Rev 2

8.2 DFN6 (3x3) packing information







Table 8: DFN6	6 (3x3) tape	and reel	mechanical	data
---------------	--------------	----------	------------	------

Dim	mm			
Dini.	Min.	Тур.	Max.	
A0	3.20	3.30	3.40	
B0	3.20	3.30	3.40	
K0	1	1.10	1.20	



8.3 DFN6 (2x2) package information





			Package information
	Table 9: DFN6 (2)	(2) mechanical data	
Dim		mm	
Dim.	Min.	Тур.	Max.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.25	0.30	0.35
D	2.00 BSC		
E	2.00 BSC		
е	0.65 BSC		
D2	1.45		1.70
E2	0.85		1.10
L	0.20		0.30
К	0.15		
aaa		0.05	
bbb	0.10		
ссс	0.10		
ddd	0.05		
eee		0.08	
N		6	







LDF **8.4**

DFN6 (2x2) packing information



Table 10: DFN6 (2x2) tape and reel mechanical data

Dim	mm		
Dim.	Min.	Тур.	Max.
A			180
С	12.8		13.2
D	20.2		
N	60		
Т			14.4
A0		2.4	
B0		2.4	
K0		1.3	
P0		4	
Р		4	



8.5 **PPAK** package information





			Package information
	Table 11: PPAK	mechanical data	
Dim		mm	
Dim.	Min.	Тур.	Max.
A	2.2		2.4
A1	0.9		1.1
A2	0.03		0.23
В	0.4		0.6
B2	5.2		5.4
С	0.45		0.6
C2	0.48		0.6
D	6		6.2
D1		5.1	
E	6.4		6.6
E1		4.7	
е		1.27	
G	4.9		5.25
G1	2.38		2.7
Н	9.35		10.1
L2		0.8	1
L4	0.6		1
L5	1		
L6		2.8	
R		0.20	
V2	0°		8°



8.6 DPAK package information



			Package information
	Table 12: DPA	K mechanical data	-
Dim		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
с	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°



Package information





28/33

DocID025502 Rev 2



PPAK and DPAK packing information







Figure 38: PPAK and DPAK reel



Table 13: PPAK and DPAK tape and reel mechanical data

Таре			Reel		
Dim	n	าm	Dim	r	nm
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			



9 Ordering information

Different output voltage versions of the LDF available on request:

		Table	14:	Order	code
--	--	-------	-----	-------	------

Package				Output voltage (V)
PPAK	DPAK	DFN6-3x3	DFN6-2x2	Output voltage (v)
LDF18PT-TR				1.8
LDF25PT-TR				2.5
LDF33PT-TR	LDF33DT-TR			3.3
LDFPT-TR		LDFPUR	LDFPVR	ADJ



10 Revision history

Date	Revision	Changes
05-Dec-2013	1	Initial release.
12-Apr-2017	2	Updated Figure 14: "Enable pin current vs. temperature" and Section 8: "Package information". Added Section 6.2: "Output voltage setting for ADJ version". Minor text changes.

Table 15: Document revision history



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

