



PIN CONFIGURATIONS

48-Pin mini BGA (6mm x 8mm) (Package Code B)




48-Pin mini BGA (6mm x 8mm) 2 CS Option (Package Code B2)



PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
<u>CS1</u> , CS2	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

44-Pin mini TSOP (Type II) (Package Code T)





TRUTH TABLE

							I/O PIN
Mode	WE	CS ₁	CS2	OE	LB	UB	I/O0-I/O7
Not Selected	Х	Н	Х	Χ	Χ	Х	High-Z High-Z Isb1, Isb2
	Χ	Χ	L	Χ	X	Χ	High-Z High-Z IsB1, IsB2
	Χ	X	Χ	Χ	Н	Н	High-Z High-Z Isb1, Isb2
Output Disabled	Н	L	Н	Н	L	Х	High-Z High-Z Icc
•	Н	L	Н	Н	Χ	L	High-Z High-Z Icc
Read	Н	L	Н	L	L	Н	Douт High-Z Icc
	Н	L	Н	L	Н	L	High-Z Dout
	Н	L	Н	L	L	L	Dour Dour
Write	L	L	Н	Χ	L	Н	Dın High-Z lcc
	L	L	Н	Χ	Н	L	High-Z Din
	L	L	Н	Χ	L	L	DIN DIN

OPERATING RANGE (VDD)

Range	Ambient Temperature	IS62WV6416ALL	IS62WV6416BLL
Commercial	0°C to +70°C	1.7V - 2.2V	2.5V - 3.6V
Industrial	–40°C to +85°C	1.7V - 2.2V	2.5V - 3.6V

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.2 to V _{DD} +0.3	V	
V _{DD}	VDD Related to GND	-0.2 to +3.8	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V _{DD}	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.7-2.2V	1.4	_	V
		IOH = -1 mA	2.5-3.6V	2.2	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.7-2.2V	_	0.2	V
		IoL = 2.1 mA	2.5-3.6V	_	0.4	V
VIH	Input HIGH Voltage		1.7-2.2V	1.4	V _{DD} + 0.2	V
			2.5-3.6V	2.2	$V_{DD} + 0.3$	V
VIL ⁽¹⁾	Input LOW Voltage		1.7-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
ILI	InputLeakage	$GND \leq V_{IN} \leq V_{DD}$		-1	1	μA
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}, O$	utputs Disabled	-1	1	μA

Notes:

CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	8	pF	
Соит	Input/Output Capacitance	Vout = 0V	10	рF	

Note:

^{1.} V_{IL} (min.) = -1.0V for pulse width less than 10 ns.


^{1.} Tested initially and after any design or process changes that may affect these parameters.



AC TEST CONDITIONS

Parameter	62WV6416ALL (Unit)	62WV6416BLL (Unit)	
Input Pulse Level	0.4V to V _{DD} -0.2V	0.4V to VDD-0.3V	
Input Rise and Fall Times	5 ns	5ns	
Input and Output Timing and Reference Level	VREF	VREF	
Output Load	See Figures 1 and 2	See Figures 1 and 2	

AC TEST LOADS






Figure 1

Figure 2

	1.7-2.2V	2.5V - 3.6V
R1(Ω)	3070	3070
R2(Ω)	3150	3150
VREF	0.9V	1.5V
Vтм	1.8V	2.8V



IS62WV6416ALL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 55	Unit	
lcc	VDD Dynamic Operating	V _{DD} =Max.,	Com.	10	mA	
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	10		
			typ. ⁽¹⁾	6		
lcc1	Operating Supply	VDD=Max.,	Com.	5	mA	
	Current	IOUT = 0 mA, f = 0	Ind.	5		
ISB1	TTL Standby Current	V _{DD} =Max.,	Com.	1.2	mA	
	(TTLInputs)	$V_{IN} = V_{IH} or V_{IL}$	Ind.	1.2		
		$\overline{CS1} = VIH, CS2 = VIL,$				
		f=1 MHz	OR			
	ULB Control	VDD=Max., VIN=VIH				
		$\overline{CS1} = V_{IL}, f = 0, \overline{UB} = \overline{V}_{IL}$	Vін, LB=Vін			
ISB2	CMOS Standby	V _{DD} =Max.,	Com.	10	μA	
	Current (CMOS Inputs)	$\overline{\text{CS1}} \ge V_{DD} - 0.2V$,	Ind.	10		
		CS2≤0.2V,	typ. ⁽¹⁾	4		
		$V_{IN} \ge V_{DD} - 0.2V$, or				
		$Vin \leq 0.2V, f = 0$	OR			
	ULB Control	$V_{DD} = Max., \overline{CS1}:$ $V_{IN} \le 0.2V, f = 0; \overline{UB}/\overline{I}$				

Note:

^{1.} Typical values are measured at V_{DD}=1.8V, T_A=25°C. Not 100% tested.



IS62WV6416BLL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 45	Max. 55	Unit
lcc	VDD Dynamic Operating Supply Current	VDD=Max., IOUT=0 mA, f=fMAX	Com. Ind. typ. ⁽²⁾	17 17 12	15 15 10	mA
lcc1	Operating Supply Current	$V_{DD}=Max.,$ $I_{OUT}=0$ mA, $f=0$	Com. Ind.	5 5	5 5	mA
ISB1	TTLStandbyCurrent (TTLInputs)	VDD=Max., VIN=VIHOrVIL CS1=VIH, CS2=VIL, f=1 MHz	Com. Ind.	1.2 1.2	1.2 1.2	mA
	OR					
	ULB Control	$\frac{V_{DD}=Max., V_{IN}=V_{IHO}}{CS1}=V_{IL}, f=0, \overline{UB}=V_{IB}$				
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{array}{l} V_{DD} = Max., \\ \hline \textbf{CS1} \geq V_{DD} - 0.2V, \\ \textbf{CS2} \leq 0.2V, \\ V_{IN} \geq V_{DD} - 0.2V, \text{ or } \\ V_{IN} \leq 0.2V, f = 0 \end{array}$	Com. Ind. typ. ⁽²⁾	15 15 5	15 15 5	μΑ
	OR					
	ULB Control	$V_{DD} = Max., \overline{CS1} = V_{IN} \le 0.2V, f = 0; \overline{UB}/\overline{L}$				

Note:

01/14/08

At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
 Typical values are measured at VDD=3.0V, TA=25°C. Not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		45	ns	55 n	s	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	45	_	55	_	ns
taa	Address Access Time	_	45	_	55	ns
tона	Output Hold Time	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	45	_	55	ns
tDOE	OE Access Time	_	20	_	25	ns
thzoe ⁽²⁾	OE to High-Z Output	_	15	_	20	ns
tlzoe ⁽²⁾	OE to Low-Z Output	5	_	5	_	ns
thzcs1/thzcs2(2)	CS1/CS2 to High-Z Output	0	15	0	20	ns
tLZCS1/tLZCS2(2)	CS1/CS2 to Low-Z Output	10	_	10	_	ns
t BA	LB, UB Access Time	_	45	_	55	ns
t HZB	LB, UB to High-Z Output	0	15	0	20	ns
tızв	LB, UB to Low-Z Output	0		0		ns

Notes:


^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to VDD-0.2V/VDD-0.3V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CS1} = \overline{OE} = V_{IL}$, $CS2 = \overline{WE} = V_{IH}$, \overline{UB} or $\overline{LB} = V_{IL}$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (CS1, CS2, OE, AND UB/LB Controlled)



Notes:

- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- The device is continuously selected. OE, CS1, UB, or LB = VIL. CS2=WE=VIH.
 Address is valid prior to or coincident with CS1 LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)


		45	ns	55	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	45	_	55	_	ns
tscs1/tscs2	CS1/CS2 to Write End	35	_	45	_	ns
taw	Address Setup Time to Write End	35	_	45	_	ns
tha	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
t PWB	LB, UB Valid to End of Write	35	_	45	_	ns
t PWE	WE Pulse Width	35	_	40	_	ns
tsd	Data Setup to Write End	20	_	25	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	20	_	20	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	5	_	5	_	ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4V to VDD-0.2V/VDD-0.3V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of $\overline{CS1}$ LOW, CS2 HIGH and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

WRITE CYCLE NO. $1^{(1,2)}$ ($\overline{CS1}$ Controlled, \overline{OE} = HIGH or LOW)




Notes:


- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CS1}}$, CS2 and $\overline{\text{WE}}$ inputs and at least one of the $\overline{\text{LB}}$ and $\overline{\text{UB}}$ inputs being in the LOW state.
- 2. WRITE = $(\overline{CS1})$ [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .



WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)




WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





WRITE CYCLE NO. 4 (UB/LB Controlled)







DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform	1.2	3.6	V
I DR	Data Retention Current	$V_{DD} = 1.2V, \overline{CS1} \ge V_{DD} - 0.2V$	_	5	μΑ
t sdr	Data Retention Setup Time	See Data Retention Waveform	0	_	ns
t RDR	Recovery Time	See Data Retention Waveform	trc	_	ns

DATA RETENTION WAVEFORM (CS1 Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)





ORDERING INFORMATION IS62WV6416ALL (1.7V - 2.2V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IS62WV6416ALL-55T	TSOP-II
	IS62WV6416ALL-55B	mini BGA (6mm x 8mm)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV6416ALL-55TI IS62WV6416ALL-55TLI	TSOP-II TSOP-II, Lead-free
	IS62WV6416ALL-55BI IS62WV6416ALL-55BLI	mini BGA (6mm x 8mm) mini BGA (6mm x 8mm), Lead-free
	IS62WV6416ALL-55B2I	mini BGA (6mm x 8mm), 2 CS Option



ORDERING INFORMATION IS62WV6416BLL (2.5V - 3.6V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package			
45	IS62WV6416BLL-45T	TSOP-II			
	IS62WV6416BLL-45B	mini BGA (6mm x 8mm)			

Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
45	IS62WV6416BLL-45TI	TSOP-II
	IS62WV6416BLL-45BI IS62WV6416BLL-45BLI	mini BGA (6mm x 8mm) mini BGA (6mm x 8mm), Lead-free
55	IS62WV6416BLL-55TI IS62WV6416BLL-55TLI	TSOP-II TSOP-II, Lead-free
	IS62WV6416BLL-55BI IS62WV6416BLL-55BLI	mini BGA (6mm x 8mm) mini BGA (6mm x 8mm), Lead-free
	IS62WV6416BLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option

PACKAGING INFORMATION



Mini Ball Grid Array

Package Code: B (48-pin)



mBGA - 6mm x 8mm

	MILL	IMET	ERS	IN	Min. Typ. Max. — — 0.047 0.009 — 0.012				
Sym.	Min.	Тур.	Max.	Min.	Min. Typ. Max.				
N0. Leads		48							
Α	_	_	1.20		_	0.047			
A1	0.24	_	0.30	0.009	_	0.012			
A2	0.60	_	_	0.024	_	_			
D	7.90	_	8.10	0.311		0.319			
D1	5	.25 BS	С	0.:	207 B	SC			
E	5.90	_	6.10	0.232	_	0.240			
E1	3	.75 BS	С	0.	148 B	SC			
е	0.75 BSC			0.0	030 B	SC			
b	0.30	0.35	0.40	0.012	0.014	0.016			

mBGA - 8mm x 10mm

	MIL	LIME	ΓER	IN	CHES	6		
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.		
N0.								
Leads		48						
Α	_	_	1.20	_	_	0.047		
A1	0.24		0.30	0.009		0.012		
A2	0.60	_	_	0.024	_	_		
D	9.90	_	10.10	0.390	_	0.398		
D1	5	.25 BS	С	0.207 BSC				
E	7.90	_	8.10	0.311	_	0.319		
E1	3	.75 BS	С	0.1	48 B	SC		
e	0.75 BSC			0.0	SC			
b	0.30	0.35	0.40	0.012	0.014	4 0.016		


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



Plastic TSOP


Package Code: T (Type II)



Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- unless otherwise specified.

 BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)												
	Millimeters Inches			Millim	Millimeters Inches			Millin	Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads	(N)	32				44	ļ				50	
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27 l	BSC	0.050 l	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	7 REF	0.81	REF	0.03	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.