### **Ordering Information**

	Package Option
Device	8-Lead SOIC 4.90x3.90mm body 1.75mm height (max) 1.27mm pitch
HV300	HV300LG-G

<sup>-</sup>G indicates package is RoHS compliant ('Green')








# **Absolute Maximum Ratings**

#### **Parameter** Value +0.3 to -100V V<sub>FF</sub> referenced to VDD pin V<sub>PWRGD</sub> referenced to V<sub>EE</sub> voltage -0.3 to +100V -40°C to +85°C Operating ambient temperature Operating junction temperature -40°C to +125°C -65°C to +150°C Storage temperature UV and OV referenced to V -0.3 to +12V

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

# **Pin Configuration**



# **Product Marking**



Y = Last Digit of Year Sealed WW = Week Sealed L = Lot Number \_ = "Green" Packaging

Package may or may not include the following marks: Si or \$\infty\$ 8-Lead SOIC (LG)

# Electrical Characteristics ( $V_{IN} = -10 \text{ to } -90 \text{ V}$ , $-40 ^{\circ}\text{C} \le T_{A} \le +85 ^{\circ}\text{C}$ unless otherwise noted)

Sym	Parameter	Min	Тур	Max	Units	Conditions
Supply	(Referenced to VDD pin)					
V <sub>EE</sub>	Supply voltage	-90	-	-10	V	
	Supply current	-	550	650	μA	V <sub>EE</sub> = -48V, mode = limiting
l I <sub>EE</sub>	Standby mode supply current	-	330	400	μA	V <sub>EE</sub> = -48V, mode = standby
OV and	UV Control (Referenced to VEE pin)					

$V_{UVH}$	UV high threshold	-	1.26	-	V	Low to high transition
V <sub>UVL</sub>	UV low threshold	-	1.16	-	V	High to low transition
V <sub>UVHY</sub>	UV hysteresis	-	100	-	mV	
V <sub>OVH</sub>	OV high threshold	-	1.26	-	V	Low to high transition
V <sub>OVL</sub>	OV low threshold	-	1.16	-	V	High to low transition
V <sub>OVHY</sub>	OV hysteresis	-	100	-	mV	

### **Electrical Characteristics** ( $V_{IN}$ = -10 to -90V, -40°C $\leq T_A \leq$ +85°C unless otherwise noted)

	, in	A				,
Sym	Parameter	Min	Тур	Max	Units	Conditions
Current I	Limit (Referenced to VEE pin)					100
V <sub>SENSE</sub>	Current limit threshold voltage	40	50	60	mV	$V_{UV} = V_{EE} + 1.9V, V_{OV} = V_{EE} + 0.5V$
Gate Driv	ve Output (Referenced to VEE pin)					
$V_{GATE}$	Maximum GATE drive voltage	9.0	10	11	V	$V_{UV} = V_{EE} + 1.9V, V_{OV} = V_{EE} + 0.5V$
 GATEUP	GATE drive pull-up current	500	-	-	μА	$V_{UV} = V_{EE} + 1.9V, V_{OV} = V_{EE} + 0.5V$
I <sub>GATEDOWN</sub>	GATE drive pull-down current	40	-	(-(	mA	$V_{UV} = V_{EE}, V_{OV} = V_{EE} + 0.5V$
Timina C	Partial (T. 10. III) O. 100 F.O		100	, (),		MODELT : (DESOCA)

### Timing Control (Test Conditions: $C = 100 \mu F$ , $C_{RAMP} = 10 n F$ , $V_{UV} = V_{EE} + 1.9 V$ , $V_{OV} = V_{EE} + 0.5 V$ , External MOSFET is IRF5303)

I <sub>RAMP</sub>	Ramp pin output current	<b>√</b>	10	-	μA	V <sub>SENSE</sub> = 0V
t <sub>POR</sub>	Time from UV to GATE turn on <sup>1</sup>	2.0	141		ms	
t <sub>RISE</sub>	Time from GATE turn on to V <sub>SENSE</sub> limit	400	<b>-</b> -	-	μs	
t <sub>LIMIT</sub>	Duration of current limit mode	/ -	-	5.0	ms	
t <sub>PWRGD</sub>	Time from current limit to PWRGD	-	5.0	-	ms	
V <sub>RAMP</sub>	Voltage on ramp pin in current limit mode <sup>2</sup>	-	3.6	-	V	

### Power Good Output (Referenced to VEE pin)

	Power good pin breakdown voltage	90			V	
V <sub>PWRGD</sub>	Power good pin output low voltage	-	0.5	0.8	V	I <sub>PWRGD</sub> = 1.0mA

### **Dynamic Characteristics**

t <sub>GATEHLOV</sub>	OV delay				11	1	-	_	500	ns	
t <sub>GATEHLUV</sub>	UV delay			1	///	1	_	-	500	ns	


#### Notes

- 1. This timing depends on the threshold voltage of the external N-Channel MOSFET. The higher its threshold is, the longer this timing.
- 2. This voltage depends on the characteristics of the external N-Channel MOSFET. V<sub>GS(th)</sub> = 3.0V for an IRF530.
- 3. IRF530 is a registered trademark of International Rectifier.


# **PWRGD Logic**

Device	Condition	PWI	RGD
H//200	Not Ready	0	V <sub>EE</sub>
HV300	Ready	1	Hi Z

### **Waveforms**



### **Timing Diagram**



$$I_{LIM} = \frac{V_{SENSE}}{R_{SENSE}}$$

$$t_{START} = 12V \frac{C_{RAMP}}{I_{RAMP}}$$

$$t_{TH} = V_{GS(th)} \frac{C_{RAMP}}{I_{RAMP}}$$

$$t_{POR} = t_{START} + t_{TH}$$

$$t_{RISE} \approx \frac{C_{RAMP}}{g_{fs} \left[ \frac{I_{RAMP}}{0.9I_{LIM}} - \frac{R_{SENSE}}{R_{FB}} \right]}$$


$$t_{LIM} \approx V_{IN} \frac{C_{LOAD}}{I_{LIM}} - \frac{1}{2} t_{RISE}$$

$$t_{PWRGD} = (V_{INT} - V_{GS(IIM)} - 1.2V) \frac{C_{RAMP}}{I_{RAMP}}$$

#### Note:

- $V_{iNT}$  is the internally regulated supply voltage and can range from 9.0 to 11V.
- $V_{GS(th)}$  is the gate threshold voltage of the external pass transistor and may be obtained from its datasheet.  $V_{GS(th)}$  is the pass transistor gate-source voltage required to obtain the limit curent. It is dependent on the pass transistor's characteristics and may be obtained from the transfer characteristics curves on the transistor datasheet.
- $g_{ts}$  is the transconductance of the pass transistor and may be obtained from its datasheet.
- $R_{\rm FB}$  is the internal feedback resistor and is 5.0k $\Omega$  nominal.

# **Functional Block Diagram**



### **Functional Description**

### **Insertion Into Hot Backplanes**

Telecom, Data Network and some computer applications require the ability to insert and remove circuit cards from systems without powering down the entire system. All circuit cards have some filter capacitance on the power rails, which is especially true in circuit cards or network terminal equipment utilizing distributed power systems. The insertion can result in high inrush currents that can cause damage to connector and circuit cards and may result in unacceptable disturbances on the system backplane power rails.

The HV300 was designed to allow the insertion of these circuit cards or connection of terminal equipment by eliminating these inrush currents and powering up these circuits in a controlled manner after full connector insertion has been achieved. The HV300 is intended to provide this function on a negative supply rail in the range of -10 to -90V.

#### Operation

On initial power application an internal regulator seeks to provide 10V for the internal IC circuitry. Until the proper internal voltage is achieved all circuits are held reset, the open drain PWRGD signal is inactive to inhibit the start of any load circuitry and the gate to source voltage of the external N-channel MOSFET is held low. Once the internal under voltage lock out (UVLO) has been satisfied, the circuit checks the input supply voltage under voltage (UV) and over voltage (OV) sense circuits to ensure that the input voltage is within acceptable programmed limits. These limits are determined by the selected values of resistors R1, R2 and R3, which form a voltage divider.

Assuming the above conditions are satisfied and while continuing to hold the PWRGD output inactive and the external MOSFET GATE voltage low, the current source feeding the RAMP pin is turned on. The external capacitor connected to it begins to charge, thus starting an initial time delay determined by the value of the capacitor. If an interruption of the input power occurs during this time (i.e. caused by contact bounce) or the OV or UV limits are exceeded, an immediate reset occurs and the external capacitor connected to the RAMP pin is discharged.

When the voltage on the RAMP pin reaches an internally set voltage limit, the gate drive circuitry begins to turn on the external MOSFET; allowing the current to softly rise over a period of a few hundred micro-seconds to the current limit set point. While the circuit is limiting current, the voltage on the RAMP pin will be fixed.

Depending on the value of the load capacitance and the programmed current limit, charging may continue for some time. The magnitude of the current limit is programmed by comparing a voltage developed by a sense resistor connected between the VEE and SENSE pins to 50mV (Typical). Once the load capacitor has been charged, the current will drop which will cause the ramp voltage to continue rising; providing yet another programmed delay.

When the ramp voltage is within 1.2V of the internally regulated voltage, the controller will force the GATE full on and will activate the PWRGD pin and the circuit will transition to a low power standby mode. The PWRGD pin is often used as an enable for downstream DC/DC converter loads.

At any time during the start up cycle or thereafter, crossing the UV and OV limits (including hysteresis) will cause an immediate reset of all internal circuitry. Thereafter the start up process will begin again.

### **Application Information**

### **Under Voltage and Over Voltage Detection**

The UV and OV pins are connected to comparators with nominal 1.21V thresholds and 100mV of hysteresis (1.21V ± 50mV). They are used to detect under voltage and over voltage conditions at the input to the circuit. Whenever the OV pin rises above its threshold or the UV pin falls below its threshold the GATE voltage is immediately pulled low, the PWRGD signal is deactivated and the external capacitor connected to the RAMP pin is discharged.

The under voltage and over voltage trip points can be programmed by means of the three resistor divider formed by R1, R2 and R3. Since the input currents on the UV and OV pins are negligible the resistor values may be calculated as follows:

$$\begin{aligned} & \text{UV}_{\text{OFF}} = \text{V}_{\text{UVH}} = 1.16 = |\text{V}_{\text{EEUV}}| \bullet (\text{R2+R3}) \, / \, (\text{R1+R2+R3}) \\ & \text{OV}_{\text{OFF}} = \text{V}_{\text{OVL}} = 1.26 = |\text{V}_{\text{EEOV}}| \bullet \text{R3} \, / \, (\text{R1+R2+R3}) \end{aligned}$$

Where  $|V_{\text{EEUV}}|$  and  $|V_{\text{EEOV}}|$  are Under & Over Voltage Set points.

If we select a divider current of 100µA at a nominal operating input voltage of 50V then:


$$(R1+R2+R3) = 50V / 100\mu A = 500k\Omega$$

From the second equation for an over voltage set point of Undervoltage/Overvoltage Operation 65V, the value of R3 may be calculated.

The closest 1% value is  $9.76k\Omega$ .

From the first equation for an under voltage set point of 35V, the value R2 can be calculated.

Then R1 =  $500K - (R2 + R3) = 483k\Omega$ The closest 1% value is  $487k\Omega$ .



### **Current Limit**

The current limit magnitude above which the current will not be allowed to rise during startup is programmed using a sense resistor connected from the SENSE pin to VEE pin. For example to program a current limit of 1.0A, one would choose a resistor as follows:


 $R_{SENSE} = 50 \text{mV} / 1$  $R_{SENSE} = 50 \text{mV} / 1.0 \text{A}$  $R_{SENSE} = 50m\Omega$ 

# Pin Description

Pin#	Function	Description
1	PWRGD	This pin is held low during inrush current limiting and changes to high impedance state when the external MOSFET is fully turned on. This pin may be used as an enable control when connected directly to a PWM power module.
2	OV	This pin, when raised above its high threshold, will immediately cause the GATE pin to be pulled low. The GATE pin will remain low until the voltage on this pin falls below the low threshold limit, initiating a new start-up cycle.
3	UV	This Under Voltage sense pin, when below its low threshold limit will ensure that the GATE pin is low. The GATE pin will remain low until the voltage on this pin rises above the high threshold, initializing a new start-up cycle.
4	VEE	This pin is the negative voltage power supply input to the circuit.
5	VDD	This pin is the positive voltage power supply input to the circuit.
6	RAMP	This pin provides a current output so that a timing ramp voltage is generated when a capacitor is connected. The initial portion of the ramp provides a time delay, which in conjunction with the Under Voltage detection circuit eliminates circuit card insertion contact bounce. The RAMP pin also controls the delay between the current limit mode disengaging and the PWRGD signal activating; as well as the current rise profile after the initial turn on delay.
7	GATE	This is the GATE driver output for the external N-Channel MOSFET.
8	SENSE	The current sense resistor connected from this pin to VEE pin programs the current limit. Constant current output mode is established when the voltage drop across this resistor reaches 50mV.

# 8-Lead SOIC (Narrow Body) Package Outline (LG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



#### Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	I	Α	<b>A1</b>	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			<b>0</b> °	<b>5</b> °
Dimension (mm)	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	-			0.25 BSC	-	-
()	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			<b>8</b> º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

\* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version H101708.

(The package drawings in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

