BLOCK DIAGRAMS





Figure 1. Block Diagrams

PIN DESCRIPTIONS

Table 1. Pin Descriptions

Pin	Function	Description	3596	3597	3598	3599
VDD	POWER	3.3V or 5.0V power supply	X	X	X	X
GND	POWER	Chip 0V supply	X	X	X	X
$\overline{CS}$	INPUT	Chip select. Data is shifted into SI and out of SO when $\overline{CS}$ is low	X	X	X	X
SCK	INPUT	SPI Clock. Data is shifted into or out of the SPI interface using SCK	X	X	X	X
SI	INPUT	SPI interface serial data input	X	X	X	X
SO	OUTPUT	SPI interface serial data output	X	X	X	X
ACLK	INPUT	Master 1 MHz timing reference for the ARINC 429 receiver and transmitter	X	X	X	X
RIN1A* - RIN8A	ARINC INPUT	ARINC receiver positive input. Direct connection to ARINC 429 bus	Std	Std	X	Std
RIN1B* - RIN8B	ARINC INPUT	ARINC receiver negative input. Direct connection to ARINC 429 bus	Std	Std	X	Std
RIN1A-40* - RIN8A-40	ARINC INPUT	Alternate ARINC receiver positive input. Requires external 40KΩ resistor	-40	-40	X	-40
RIN1B-40* - RIN8B-40	ARINC INPUT	Alternate ARINC receiver negative input. Requires external 40KΩ resistor	-40	-40	X	-40
FLAG1 - FLAG8	OUTPUT	Goes high when ARINC 429 receiver FIFO is not empty (CR1=0), or full (CR1=1)	X	-	X	-
FLAG	OUTPUT	Logical OR of FLAG1 through FLAG8	X	X	X	X
TX1	OUTPUT	ARINC 429 test word ONE state serial output pin	X	X	X	-
TX0	OUTPUT	ARINC 429 test word ZERO state serial output pin	X	X	X	-
MR	INPUT	Hardware active high Master Reset. Clears all receivers and FIFOs. Does not affect Control Register contents.	X	-	X	-

*** NOTE:** RIN1A & RIN1B are not available on HI-3597

INSTRUCTIONS

Instruction op codes are used to read, write and configure the HI-359x devices. The instruction format is illustrated in Figure 2. When $\overline{CS}$ goes low, the next 8 clocks at the SCK pin shift an instruction op code into the decoder, starting with the first rising edge. The op code is fed into the SI pin, most significant bit first.

For write instructions, the most significant bit of the data word must immediately follow the instruction op code and is clocked into its register on the next rising SCK edge. Data word length varies depending on word type written: 16-bit Control Register writes, 32-bit transmit register writes or 128-bit writes to a channel's label-matching enable/disable memory.

For read instructions, the most significant bit of the requested data word appears at the SO pin after the last op code bit is clocked into the decoder, at the next falling SCK edge. As in write instructions, the data field bit-length varies with read instruction type.

Channel-specific instructions use the upper four bits to specify an ARINC 429 receiver channel, 1 − 8. The lower four bits specify the op code, described in Table 2. The four channel assignment bits are "don't care" for instructions that are not channel-specific, such as Master Reset. In Table 2, we use the programming convention of designating hexadecimal values 0 − 9 and A − F using the "0x" prefix. Hexadecimal 0x0 − 0xF corresponds to decimal values 0 − 15.



Figure 2. SPI Instruction Format

Table 2. Defined Instructions

Upper Nibble (ARINC 429 Channel)	Lower Nibble (OP CODE)	DATA FIELD	Description
X	0x0	None	Instruction not implemented. No operation.
0x1 - 0x8	0x1	128 bits	Load label values to label memory. The data field consists of 16, 8-bit labels. If fewer than 16 labels are needed for the application, the memory must be padded with redundant (duplicate) label values.
0x1 - 0x8	0x2	128 bits	Read the contents of the label memory for this channel.
0x1 - 0x8	0x3	32 bits	Read an ARINC word from the receive FIFO for this channel. If the FIFO is empty all zeros will be read.
0x1 - 0x8	0x4	16 bits	Load the specified channel's Control Register and clear that channel's FIFO.
0x1 - 0x8	0x5	16 bits	Read the specified channel's Control Register.
X	0x6	16 bits	Read the Status Register.
X	0x7	None	Master Reset (All channels).
X	0x8	32 bits	Load the Transmit Register (High-speed data rate). This can also be used as a test word for each receiver (Loopback self-test).
X	0x9	32 bits	Load the Transmit Register (Low-speed data rate). This can also be used as a test word for each receiver (Loopback self-test).
X	0xA - 0xF	None	Instruction not implemented. No operation.

FUNCTIONAL DESCRIPTION

Control Word Register

Each HI-359x receive channel is assigned a 16-bit Control Register which configures that receiver. Control Register bits CR15 - CR0 are loaded from a 16-bit data value appended to SPI instruction 0xN4, where “N” is the channel number 1 − 8. Writing to the Control Register also clears the data FIFO for that channel. The Control Register contents may be read using SPI instruction 0xN5. Table 3 summarizes the Control Register bits functions.

Table 3. Control Register Bits Functions

CR Bit	Function	State	Description
CR0 (LSB)	Receiver Data Rate Select	0	Data rate = ACLK/10 (ARINC 429 High-Speed)
		1	Data rate = ACLK/80 (ARINC 429 Low-Speed)
CR1	RFLAG Definition	0	FLAG goes high when receive FIFO is not empty (Contains at least one word)
		1	FLAG goes high when receive FIFO is full
CR2	Enable Label Recognition	0	Label recognition disabled
		1	Label recognition enabled
CR3	Reset Receiver	0	Normal Operation
		1	Reset this receiver (Clear receiver logic and FIFO). The receive channel is disabled if CR3 is left high
CR4	Receiver Parity Check Enable	0	Receiver parity check disabled
		1	Receiver odd parity check enabled
CR5	Self-Test (Loopback)	0	Receiver’s inputs are connected to the Transmit Register serial data output.
		1	Normal operation
CR6	Receiver Decoder	0	Receiver Decoder Disabled
		1	ARINC bits 10 and 9 must match CR7 and CR8
CR7	-	-	If receiver decoder is enabled, the ARINC bit 10 must match this bit
CR8	-	-	If receiver decoder is enabled, the ARINC bit 9 must match this bit
CR9	ARINC Label Bit Order	0	Label bit order reversed (See Table 5)
		1	Label bit order same as received (See Table 5)
CR10 to CR15 (MSB)	Not Used	X	Control register read returns “0” for these bits

Status Register

The HI-359x devices have a single 16-bit Status Register which is read to determine status for the eight received data FIFOs. The Status Register is read using SPI instruction 0xN6, where “N” is the channel number 1 − 8. Table 4 summarizes the Status Register bits functions.

Table 4. Status Register Bits Functions

CR Bit	Function	State	Description
SR0 (LSB)	Receiver 1 FIFO Empty	0	Receiver 1 FIFO contains valid data. Resets to Zero when all data has been read. FLAG pin reflects the state of this bit when CR1=”0”
		1	Receiver 1 FIFO is empty
SR1	Receiver 2 FIFO Empty	0	Receiver 2 FIFO contains valid data.
		1	Receiver 2 FIFO is empty
SR2 to SR6	Receiver 3 to Receiver 7 FIFO Empty	: : : :	: : : :
SR7	Receiver 8 FIFO Empty	0	Receiver 8 FIFO contains valid data.
		1	Receiver 8 FIFO is empty
SR8	Receiver 1 FIFO Full	0	Receiver 1 FIFO not full. FLAG pin reflects the state of this bit when CR1=”1”
		1	Receiver 1 FIFO full. To avoid data loss, the FIFO must be read within one ARINC word period.
SR9	Receiver 2 FIFO Full	0	Receiver 2 FIFO not full.
		1	Receiver 2 FIFO full.
SR10 to SR14	Receiver 3 to Receiver 7 FIFO Full	: : : :	: : : :
SR15 (MSB)	Receiver 8 FIFO Full	0	Receiver 8 FIFO not full.
		1	Receiver 8 FIFO full.

ARINC 429 Data Format

Control Register bit CR9 controls how individual bits in the received ARINC word are mapped to the HI-359x SPI data word during data read operations. Table 5 describes this mapping.

Table 5. SPI / ARINC bit-mapping

SPI / ARINC bit-mapping												
SPI Order	1	2 - 22	23	24	25	26	27	28	29	30	31	32
ARINC bit	32	31 - 11	10	9	1	2	3	4	5	6	7	8
CR9 = 0	Parity	Data	SDI	SDI	Label (MSB)	Label	Label	Label	Label	Label	Label	Label (LSB)
ARINC bit	32	31 - 11	10	9	8	7	6	5	4	3	2	1
CR9 = 1	Parity	Data	SDI	SDI	Label (LSB)	Label	Label	Label	Label	Label	Label	Label (MSB)

ARINC 429 Receiver

ARINC Bus Interface

Figure 3 shows the input circuit for each on-chip ARINC 429 line receiver. The ARINC 429 specification requires detection levels summarized in Table 6.

Table 6. ARINC 429 Detection Levels

STATE	DIFFERENTIAL VOLTAGE
ONE	+6.5 Volts to +13 Volts
NULL	+2.5 Volts to -2.5 Volts
ZERO	-6.5 Volts to -13 Volts



Figure 3. ARINC Receiver Input

The HI-359x family guarantees recognition of these levels with a common mode Voltage with respect to GND less than ±30V for the worst case condition (3.15V supply and 13V signal level).

The tolerances in the design guarantee detection of the above levels, so the actual acceptance ranges are slightly larger. If the ARINC signal is out of the actual acceptance ranges, including the nulls, the chip rejects the data.

Receiver Logic Operation

Figure 4 is a block diagram showing the logic for each receiver.

Bit Timing

The ARINC 429 specification defines timing tolerances for received data according to Table 7.

Table 7. ARINC 429 Receiver Timing Tolerances

	HIGH SPEED	LOW SPEED
Bit Rate	100Kbps ± 1%	12K - 14.5Kbps
Pulse Rise Time	1.5 ± 0.5µs	10 ± 5µs
Pulse Fall Time	1.5 ± 0.5µs	10 ± 5µs
Pulse Width	5µs ± 5%	34.5 to 41.7µs



Figure 4. Receiver Block Diagram

The HI-359x family accept signals within these tolerances and rejects signals outside these tolerances. Receiver logic achieves this as described below:

1. An accurate 1MHz clock source is required to validate the receive signal timing. Less than 0.1% error is recommended.
2. The receiver uses three separate 10-bit sampling shift registers for Ones detection, Zeros detection and Null detection. When the input signal is within the differential voltage range for any shift register's state (One Zero or Null) sampling clocks a high bit into that register. When the receive signal is outside the differential voltage range defined for any shift register, a low bit is clocked. Only one shift register can clock a high bit for any given sample. All three registers clock low bits if the differential input voltage is between defined state voltage bands.

Valid data bits require at least three consecutive One or Zero samples (three high bits) in the upper half of the Ones or Zeros sampling shift register, and at least three consecutive Null samples (three high bits) in the lower half of the Null sampling shift register within the data bit interval.

A word gap Null requires at least three consecutive Null samples (three high bits) in the upper half of the Null sampling shift register and at least three consecutive Null samples (three high bits) in the lower half of the Null sampling shift register. This guarantees the minimum pulse width.

3. To validate the receive data bit rate, each bit must follow its preceding bit by not less than 8 samples and not more than 12 samples. With exactly 1MHz input clock frequency, the acceptable data bit rates are shown in Table 8.

Table 8. Acceptable Data Bit Rates at 1MHz Input Clock Frequency

	HIGH SPEED	LOW SPEED
Data Bit Rate Min	83Kbps	10.4Kbps
Data Bit Rate Max	125Kbps	15.6Kbps

4. Following the last data bit of a valid reception, the Word Gap timer samples the Null shift register every 10 input clocks (every 80 clocks for low speed). If a Null is present, the Word Gap counter is incremented. A Word Gap count of 3 enables the next reception.

Receiver Parity

The 32nd bit of received ARINC words stored in the receive FIFO is used as a Parity Flag indicating whether good Odd parity is received from the incoming ARINC word.

Odd Parity Received

The parity bit is reset to indicate correct parity was received and the resulting word is then written to the receive FIFO.

Even Parity Received

The receiver sets the 32nd bit to a “1”, indicating a parity error and the resulting word is then written to the receive FIFO.

Therefore, the 32nd bit retrieved from the receiver FIFO will always be “0” when valid (odd parity) ARINC 429 words are received.

Retrieving Data

Once 32 valid bits are recognized, the receiver logic generates an End of Sequence (EOS). Depending on the state of Control Register bits CR2, CR6, CR7 and CR8, the received 32-bit ARINC word is then checked for correct decoding and label match before it is loaded into the 4 x 32 Receive FIFO. ARINC words that do not match required 9th and 10th ARINC bit and do not have a label match are ignored and are not loaded into the Receive FIFO. Table 9 describes this operation.

Table 9. FIFO Loading Control

CR2	ARINC word matches Enabled label	CR6	ARINC word bits 10, 9 match CR7, 8	FIFO
0	X	0	X	Load FIFO
1	No	0	X	Ignore Data
1	Yes	0	X	Load FIFO
0	X	1	No	Ignore Data
0	X	1	Yes	Load FIFO
1	Yes	1	No	Ignore Data
1	No	1	Yes	Ignore Data
1	No	1	No	Ignore Data
1	Yes	1	Yes	Load FIFO

Once a valid ARINC word is loaded into the FIFO, the EOS signal clocks the Data Ready flip-flop to a “1”, and the corresponding channel’s Status Register FIFO Empty bit (SR0- SR7) goes to a “0”. The channel’s Empty bit remains low until the corresponding Receive FIFO is empty. Each received ARINC word is retrieved via the SPI interface using SPI instruction 0xN3, where “N” is the channel number 1 − 8.

Up to 4 ARINC words may be held in each channel’s Receive FIFO. The Status Register FIFO Full bit (SR8 - SR15) goes high when the corresponding channel’s Receive FIFO is full. Failure to offload a full Receive FIFO causes additional received valid ARINC words to overwrite the last received word.

Label Recognition

The user loads the 16 byte label look-up table to specify which 8-bit incoming ARINC labels are captured by the receiver and which are discarded. If fewer than 16 labels are required, spare label memory locations must be filled with duplicate copies of any valid label. Writing to the Control Register will reset the receiver for that channel, this includes the label filter memory and FIFO for that channel. This means the Control Register should always be programmed before the label filter memory for that channel. If at any point, after initialization, the Control Register content needs to be changed then the label filter memory will need to be re-written.

If label recognition is enabled, the receiver compares the label in each new ARINC word against the channel’s stored label look-up table. If a label match is found, the received word is processed. If no match occurs, the new

ARINC word is discarded and no indicators of received ARINC data are presented. Note that 0x00 is treated in the same way as any other label value. Label memory bit significance is not changed by the status of Control Register bit CR9. The most significant label bit is always compared to the first (MSB) bit of each SPI 8-bit data field from SPI instruction 0xN1, where “N” is the channel number 1 − 8.

If a channel Control Register CR2 bit equals ”0,” the corresponding receiver recognizes all label values as valid, as shown in Table 9.

Reading the Label Memory

The contents of each channel’s Label Memory may be read via the SPI interface using instruction 0xN2, where “N” is the channel number 1 − 8, as described in Table 2.

Digital Transmit Function

The Transmit Register can be used as a digital transmitter by connecting the TX1 and TX0 pins to an external ARINC 429 line driver such as the HI-8570 or HI-8571 (except HI-3599).

Loopback Self-Test

The HI-359x devices may use the Transmit Register to execute user-defined self-test sequences (loopback test) for each receiver. This feature may be individually enabled for each receiver by resetting Control Register CR5 bit to “0”. A 32-bit test word is loaded to the Transmit Register using SPI instructions 0x08 (for ARINC 429 high-speed data rate) or 0x09 (for ARINC 429 low speed). Upon completion of the instruction, the word is shifted out of the register and routed to all receivers. If self-test mode is enabled and the receive channel is set to the correct speed, each channel will receive the test word as if it came from an external ARINC 429 bus. If loopback is not enabled, the channel ignores the self-test word and continues to respond to the external ARINC 429 bus (**Note:** In the case of HI-3597, RIN1A and RIN1B pins are not available). In all cases, the serial test word may be observed at the TX1 and TX0 pins (except HI-3599), as shown in Table 10.

NOTE: The first bit shifted into the Self Test register will be the first bit sent to the receivers and the TX1 and TX0 pins. In ARINC 429 protocol, this bit is the LSB.

Table 10. Test Outputs

TX1	TX0	ARINC 429 State
0	0	NULL
1	0	ONE
0	1	ZERO

Line Receiver Input Pins

The HI-3598 has two sets of Line Receiver input pins, RINA/B and RINA/B-40. Only one pair may be used to connect to the ARINC 429 bus. THE RINA/B pins may be connected directly to the ARINC 429 bus. The RINA/B-40 pins require an external 40KΩ resistor to be added in series with each ARINC input without affecting the ARINC input thresholds. This option is especially useful in applications where lightning protection circuitry is also required.

When using the RINA/B-40 pins, each side of the ARINC bus must be connected through a 40KΩ series resistor in order for the chip to detect the correct ARINC levels. The typical 10V differential signal is translated and input to a window comparator and latch. The comparator levels are set so that with the external 40KΩ resistors, they are just below the standard 6.5V minimum ARINC data threshold and just above the standard 2.5V maximum ARINC null threshold.

When using HI-3596, HI-3597 or HI-3599, only one set of ARINC 429 receive inputs are provided for each channel. The standard HI-3596, HI-3597 and HI-3599 use the direct-connection RINA / RINB pins. The HI-3596-40, HI-3597-40 and HI-3599-40 devices use the RINA-40 / RINB-40 pins and require external 40KΩ series resistors. See the Ordering Information table for complete part number options.

Please refer to the Holt AN-300 Application Note for additional information and recommendations on lightning protection of Holt line drivers and line receivers.

Master Reset (MR)

Assertion of Master Reset (MR) causes immediate termination of data reception. The eight Receive FIFOs are cleared. Status Register FIFO flags and FIFO status output signals are also cleared. Attempting to read FIFO data when FIFOs are empty will result in indeterminate data. Writing the Control Register clears the label memory. **Note that Master Reset does not affect the eight channel Control Registers, does not clear the label memory and Control Registers do not initialize or**

power up with a default setting. Master Reset may be asserted using the MR input pin (HI-3596 and HI-3598 only) or by executing SPI instruction 0x07.

An individual receive channel can be reset by setting its corresponding Control Register CR3 bit to “1”. This clears the channel’s receiver logic and Receive FIFO and disables the receiver until CR3 is reset to “0”. For applications requiring less than eight channels, unused receivers should be held in reset by setting the corresponding Control Register CR3 bits.

TIMING DIAGRAMS



Figure 5. Timing Diagrams

ABSOLUTE MAXIMUM RATINGS

Supply Voltages V_{DD} ..... -0.3 to +7.0V	Power dissipation at 25°C Plastic Quad Flat Pack ..... 1.5 W, derate 10mW/°C
Voltage at pins RIN1A, RIN1B, RIN2A, RIN2B ..... -120V to +120V	DC Current Drain per pin ..... ±10mA
Voltage at any other pin ..... -0.3V to V_{DD}+0.3V	Storage Temperature Range ..... -65°C to +150°C
Solder temperature (Reflow) ..... 260°C	Operating Temperature Range (Industrial) ..... -40°C to +85°C (Extended Temp) ..... -55°C to +125°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Table 11. DC Electrical Characteristics

V_{DD} = 3.3V or 5.0V, GND = 0V, T_A = Operating Temperature Range (unless otherwise stated)

Parameters		Symbol	Test Conditions	Limits			Unit
				Min	Typ	Max	
ARINC INPUTS - Pins RINA, RINB, RINA-40 (with external 40KΩ), RINB-40 (with external 40KΩ)							
Differential Input Voltage (RIN1A to RIN1B, RIN2A to RIN2B, etc.)	ONE	V_{IH}	Common mode voltages less than ±30V with respect to GND	6.5	10.0	13.0	V
	ZERO	V_{IL}		-13.0	-10.0	-6.5	V
	NULL	V_{NUL}		-2.5	0	2.5	V
Input Resistance	Differential	R_I		-	140	-	kΩ
	To GND	R_G		-	140	-	kΩ
	To V_{DD}	R_H		-	100	-	kΩ
Input Current	Input Sink	I_{IH}		-	-	200	µA
	Input Source	I_{IL}		-450	-	-	µA
Input Capacitance (Guaranteed but not tested)	Differential	C_I	(RINA to RINB)	-	-	20	pF
	To GND	C_G		-	-	20	pF
	To V_{DD}	C_H		-	-	20	pF
LOGIC INPUTS							
Input Voltage	Input Voltage HI	V_{IH}		70% V_{DD}	-	-	V
	Input Voltage LO	V_{IL}		-	-	30% V_{DD}	V
Input Current	Input Sink	I_{IH}		-	-	1.5	µA
	Input Source	I_{IL}		-1.5	-	-	µA
	Pull-down Current (MR, SI, SCK, ACLK pins)	I_{PD}		250	-	600	µA
	Pull-up Current (CS)	I_{PU}		-600	-	-250	µA
LOGIC OUTPUTS							
Output Voltage	Logic "1" Output Voltage	V_{OH}	I_{OH} = -100µA	90% V_{DD}	-	-	V
	Logic "0" Output Voltage	V_{OL}	I_{OL} = 1.0mA	-	-	10% V_{DD}	V

Parameters		Symbol	Test Conditions	Limits			Unit
				Min	Typ	Max	
Output Current (All outputs and Bi-directional pins)	Output Sink Output Source	I_{OH} I_{OL}	V_{OUT} = 0.4V V_{OUT} = V_{DD} -0.4V	1.6 -	- -	- -1.0	mA mA
Output Capacitance		C_O		-	15	-	pF
OPERATING VOLTAGE RANGE							
		V_{DD}		3.15	-	5.25	V
OPERATING SUPPLY CURRENT							
		I_{DD}		-	2.5	7.0	mA

Table 12. AC Electrical Characteristics

VDD = 3.3V or 5.0V, GND = 0V, T_A = Operating Temperature Range and f_{clk}=1MHz ±0.1% with 60/40 duty cycle

Parameters	Symbol	Limits			Units
		Min	Typ	Max	
SPI INTERFACE TIMING					
SCK clock Period	t_{CYC}	130	-	-	ns
$\overline{CS}$ active after last SCK rising edge	t_{CHH}	25	-	-	ns
$\overline{CS}$ setup time to first SCK rising edge	t_{CES}	10	-	-	ns
$\overline{CS}$ hold time after last SCK falling edge	t_{CEH}	10	-	-	ns
$\overline{CS}$ inactive between SPI instructions	t_{CPH}	30	-	-	ns
SPI SI Data set-up time to SCK rising edge	t_{DS}	10	-	-	ns
SPI SI Data hold time after SCK rising edge	t_{DH}	30	-	-	ns
SCK rise time	t_{SCKR}	-	-	10	ns
SCK fall time	t_{SCKF}	-	-	10	ns
SCK high time	t_{SCKH}	45	-	-	ns
SCK low time	t_{SCKL}	25	-	-	ns
SO valid after SCK falling edge	t_{DV}	-	-	65	ns
SO high-impedance after $\overline{CS}$ inactive	t_{CHZ}	-	-	65	ns
RECEIVER TIMING					
Delay - Last bit of received ARINC word to FLAG (Full or Empty) - Hi Speed Delay - Last bit of received ARINC word to FLAG (Full or Empty) - Lo Speed	t_{RFLG} t_{RFLG}	- -	- -	16 126	µs µs
Received data available to SPI interface. FLAG to $\overline{CS}$ active	t_{RXR}	0	-	-	ns
SPI receiver read	t_{SPIF}	-	-	85	ns

ADDITIONAL PIN / PACKAGE CONFIGURATIONS

HI-3596PCx



44-Pin Plastic 7mm x 7mm Chip-Scale Package (QFN)

HI-3596PCx-40



44-Pin Plastic 7mm x 7mm Chip-Scale Package (QFN)

HI-3597PSx-40



24 - Pin Plastic Small Outline Package (SOIC)

HI-3598PCx



64-Pin Plastic 9mm x 9mm Chip-Scale Package (QFN)

HI-3599PCx



44-Pin Plastic 7mm x 7mm
Chip-Scale Package (QFN)

HI-3599PCx-40



44-Pin Plastic 7mm x 7mm
Chip-Scale Package (QFN)

HI-3599PSx



24 - Pin Plastic Small Outline Package (SOIC)

HI-3599PSx-40



24 - Pin Plastic Small Outline Package (SOIC)

ORDERING INFORMATION (HI-3598 all pins)

HI - 3598 xx x x

PART NUMBER	LEAD FINISH
Blank	Tin / Lead (Sn / Pb) Solder
F	100% Matte Tin (Pb-free, RoHS compliant)

PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN
I	-40°C to +85°C	I	No
T	-55°C to +125°C	T	No

PART NUMBER	PACKAGE DESCRIPTION
PC	64 PIN PLASTIC CHIP-SCALE PACKAGE, QFN (64PCS)
PQ	52 PIN PLASTIC QUAD FLAT PACK, PQFP (52PQS)

ORDERING INFORMATION (HI-3596[1], HI-3597[2] & HI-3599)

HI - 359x xx x x - xx

PART NUMBER	INPUT RESISTANCE
Blank	140kΩ. Direct connection to ARINC 429 bus
-40	100kΩ. Requires external 40kΩ resistors

PART NUMBER	LEAD FINISH
Blank	Tin / Lead (Sn / Pb) Solder
F	100% Matte Tin (Pb-free, RoHS compliant)

PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN
I	-40°C to +85°C	I	No
T	-55°C to +125°C	T	No

PART NUMBER	PACKAGE DESCRIPTION
PC	44 PIN PLASTIC CHIP-SCALE PACKAGE, QFN (44PCS)
PS	24 PIN PLASTIC WIDE SOIC, (24HW)

PART NUMBER	DIGITAL TRANSMIT FUNCTION
3596[1]	Yes
3597[2]	Yes
3599	No

[1] Not available in PSx package.
[2] Not available in PCx package.

REVISION HISTORY

Revision		Date	Description of Change
DS3598,	Rev. NEW	6/12/08	Initial Release.
	Rev. A	5/22/09	Clarified relationship between SPI bit order and ARINC 429 bit order.
	Rev. B	11/23/09	Corrected typo on receivers pin nomenclature on page 3. Added and updated Figure and Table cross-references. Condensed Control and Status Register tables. Corrected minor typos. Clarified certain functional descriptions. Added HI3596 & HI-3597 variants to datasheet.
	Rev. C	01/18/12	Correct typo in Table 5. Change CR11 to CR9
	Rev. D	08/27/13	Pg 9, remove “n” from n9 and n8 in Loopback Self-Test section and n7 in Master Reset section. Add additional clarification to Master Reset section. Describe receiver parity function in more detail. Update Solder reflow temperature and voltage at ARINC input pins in Absolute Maximum Ratings table. Update packaging drawings. Delete Heat Sink note on P. 13.
	Rev. E	04/20/15	Clarify label recognition memory programming (Control Register needs to be programmed before label memory). Update package drawings.
	Rev. F	10/29/15	Update SPI Output Timing Diagram. Update “AC Electrical Characteristics” t_{CHZ} parameter description. Update hexadecimal nomenclature.
	Rev. G	02/03/17	Clarify state of Control Registers following reset or power up. There is no default state.

PACKAGE DIMENSIONS

52-PIN PLASTIC QUAD FLAT PACK (PQFP)

millimeters (inches)

Package Type: 52PQS



BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

64-PIN PLASTIC CHIP-SCALE PACKAGE (QFN)

millimeters (inches)

Package Type: 64PCS



BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

24-PIN PLASTIC SMALL OUTLINE (SOIC) - WB (Wide Body)

millimeters (inches)

Package Type: 24HW



Detail A

BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

44-PIN PLASTIC CHIP-SCALE PACKAGE (QFN)

millimeters (inches)

Package Type: 44PCS



BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)