# 1. Feature List


The EFM8UB2 highlighted features are listed below.

- Core:
  - Pipelined CIP-51 Core
  - · Fully compatible with standard 8051 instruction set
  - · 70% of instructions execute in 1-2 clock cycles
  - 48 MHz maximum operating frequency
- Memory:
  - Up to 64 KB flash memory, in-system re-programmable from firmware.
  - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
  - Internal LDO regulator for CPU core voltage
  - Internal 5-to-3.3 V LDO allows direct connection to USB supply net
  - · Power-on reset circuit and brownout detectors
- I/O: Up to 40 total multifunction I/O pins:
  - Flexible peripheral crossbar for peripheral routing
  - 10 mA source, 25 mA sink allows direct drive of LEDs
- · Clock Sources:
  - Internal 48 MHz precision oscillator (±1.5% accuracy without USB clock recovery, ±0.25% accuracy with USB clock recovery)
  - · Internal 80 kHz low-frequency oscillator
  - · External crystal, RC, C, and CMOS clock options

- Timers/Counters and PWM:
  - 5-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes with watchdog timer function
  - 6 x 16-bit general-purpose timers
- Communications and Digital Peripherals:
  - Universal Serial Bus (USB) Function Controller with eight flexible endpoint pipes, integrated transceiver, and 1 KB FIFO RAM
  - 2 x UART
  - SPI™ Master / Slave
  - 2 x SMBus™/I2C™ Master / Slave
  - External Memory Interface (EMIF)
- Analog:
  - 10-Bit Analog-to-Digital Converter (ADC0)
  - 2 x Low-current analog comparators
- On-Chip, Non-Intrusive Debugging
  - Full memory and register inspection
  - Four hardware breakpoints, single-stepping
- · Pre-loaded USB bootloader
- Temperature range -40 to 85 °C
- Single power supply 2.65 to 3.6 V
- QFP48, QFP32, and QFN32 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8UB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.65 to 3.6 V operation and is available in 32-pin QFN, 32-pin QFP, or 48-pin QFP pack-ages. All package options are lead-free and RoHS compliant.

# 2. Ordering Information



## Figure 2.1. EFM8UB2 Part Numbering

All EFM8UB2 family members have the following features:

- · CIP-51 Core running up to 48 MHz
- Two Internal Oscillators (48 MHz and 80 kHz)
- USB Full/Low speed Function Controller
- 5 V-In, 3.3 V-Out Regulator
- · 2 SMBus/I2C Interfaces
- SPI
- 2 UARTs
- 5-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 6 16-bit Timers
- 2 Analog Comparators
- 10-bit Differential Analog-to-Digital Converter with integrated multiplexer and temperature sensor
- Pre-loaded USB bootloader

In addition to these features, each part number in the EFM8UB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

## Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Crystal Oscillator	External Memory Inferface	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8UB20F64G-A-QFP48	64	4352	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F64G-A-QFP32	64	4352	25	20	5	4	—	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F64G-A-QFN32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32
EFM8UB20F32G-A-QFP48	32	2304	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F32G-A-QFP32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F32G-A-QFN32	32	2304	25	20	5	4	_		Yes	-40 to +85 °C	QFN32

# 3. System Overview

## 3.1 Introduction




Figure 3.1. Detailed EFM8UB2 Block Diagram

#### 3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

#### Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	—	—
Idle	<ul> <li>Core halted</li> <li>All peripherals clocked and fully operational</li> <li>Code resumes execution on wake event</li> </ul>	Set IDLE bit in PCON0	Any interrupt
Suspend	<ul> <li>Core and peripheral clocks halted</li> <li>Code resumes execution on wake event</li> </ul>	1. Switch SYSCLK to HFOSC0 2. Set SUSPEND bit in HFO0CN	USB0 Bus Activity
Shutdown	<ul> <li>All internal power nets shut down</li> <li>5V regulator remains active (if enabled)</li> <li>Pins retain state</li> <li>Exit on pin or power-on reset</li> </ul>	<ol> <li>Set STOPCF bit in REG01CN</li> <li>Set STOP bit in PCON0</li> </ol>	<ul><li>RSTb pin reset</li><li>Power-on reset</li></ul>

#### 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P3.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P4.0-P4.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 on some packages.

- Up to 40 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1) available on P0 pins.

#### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 48 MHz oscillator divided by 4, then divided by 8 (1.5 MHz).

- Provides clock to core and peripherals.
- 48 MHz internal oscillator (HFOSC0), accurate to ±1.5% over supply and temperature corners: accurate to +/- 0.25% when using USB clock recovery.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK) for QFP48 packages.
- · External CMOS clock option (EXTCLK) for QFP32 and QFN32 packages.
- Internal oscillator has clock divider with eight settings for flexible clock scaling: 1, 2, 4, or 8.

# 3.5 Counters/Timers and PWM

# Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base.
- Programmable clock divisor and clock source selection.
- · Up to five independently-configurable channels
- · 8- or 16-bit PWM modes (edge-aligned operation).
- Frequency output mode.
- Capture on rising, falling or any edge.
- Compare function for arbitrary waveform generation.
- Software timer (internal compare) mode.
- · Integrated watchdog timer.

## Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- · Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- · 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- USB start-of-frame or falling edge of LFOSC0 capture (Timer 2 and Timer 3)

## Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- Programmable timeout interval
- Runs from the selected PCA clock source
- · Automatically enabled after any system reset

# 3.6 Communications and Other Digital Peripherals

# Universal Serial Bus (USB0)

The USB0 module provides Full/Low Speed function for USB peripheral implementations. The USB function controller (USB0) consists of a Serial Interface Engine (SIE), USB transceiver (including matching resistors and configurable pull-up resistors), 1 KB FIFO block, and clock recovery mechanism for crystal-less operation. No external components are required. The USB0 module is Universal Serial Bus Specification 2.0 compliant.

The USB0 module includes the following features:

- Full and Low Speed functionality.
- Implements 4 bidirectional endpoints.
- USB 2.0 compliant USB peripheral support (no host capability).
- Direct module access to 1 KB of RAM for FIFO memory.
- · Clock recovery to meet USB clocking requirements with no external components.

# Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- Asynchronous transmissions and receptions
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 8- or 9-bit data
- Automatic start and stop generation

# Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 5, 6, 7, 8, or 9 bit data.
- Automatic start and stop generation.
- Automatic parity generation and checking.
- Three byte FIFO on receive.

# Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to SYSCLK / 2 in master mode and SYSCLK / 10 in slave mode.
- Support for four clock phase and polarity options.
- 8-bit dedicated clock clock rate generator.
- Support for multiple masters on the same data lines.

#### System Management Bus / I2C (SMB0 and SMB1)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus.

The SMBus modules include the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- · Support for master, slave, and multi-master modes.
- · Hardware synchronization and arbitration for multi-master mode.
- · Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- · Ability to inhibit all slave states.
- Programmable data setup/hold times.

## External Memory Interface (EMIF0)

The External Memory Interface (EMIF) enables access of off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) with the target address specified in either 8-bit or 16-bit formats.

- · Supports multiplexed and non-multiplexed memory access.
- Four external memory modes:
  - · Internal only.
  - · Split mode without bank select.
  - Split mode with bank select.
  - · External only
- Configurable ALE (address latch enable) timing.
- · Configurable address setup and hold times.
- Configurable write and read pulse widths.

## 3.7 Analog

#### 10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10-bit mode, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

The ADC module is a Successive Approximation Register (SAR) Analog to Digital Converter (ADC). The key features of this ADC module are:

- Up to 32 external inputs.
- · Differential or Single-ended 10-bit operation.
- · Supports an output update rate of 500 ksps samples per second.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- · Two tracking mode options with programmable tracking time.
- · Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Voltage reference selectable from external reference pin, on-chip precision reference (driven externally on reference pin), or VDD supply.
- Integrated temperature sensor.

## Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- Up to 5 external positive inputs.
- Up to 5 external negative inputs.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

#### 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- · The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include:

- Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset
- · USB reset

#### 3.9 Debugging

The EFM8UB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

#### 3.10 Bootloader

All devices come pre-programmed with a USB bootloader. This bootloader resides in flash and can be erased if it is not needed.

# 4. Electrical Specifications

## 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 9, unless stated otherwise.

## Table 4.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V <sub>DD</sub>		2.7 <sup>2</sup>	3.3	3.6	V
Operating Supply Voltage on VRE- GIN	V <sub>REGIN</sub>		2.7	_	5.25	V
System Clock Frequency	f <sub>SYSCLK</sub>		0	—	48	MHz
Operating Ambient Temperature	T <sub>A</sub>		-40	_	85	°C
Note:			1	1	1	

1. All voltages with respect to GND

2. The USB specification requires 3.0 V minimum supply voltage.

## Table 4.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Digital Core Supply Current						
Normal Mode-Full speed with code executing from flash	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 48 MHz <sup>2</sup>	_	12	14	mA
executing from lash		F <sub>SYSCLK</sub> = 24 MHz <sup>2</sup>	_	7	8	mA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>		280	_	μA
Idle Mode—Core halted with pe- ripherals running	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 48 MHz <sup>2</sup>		6.5	8	mA
		F <sub>SYSCLK</sub> = 24 MHz <sup>2</sup>		3.5	5	mA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>		220	_	μA
Suspend Mode-Core halted and high frequency clocks stopped, Supply monitor off. Regulators in low-power mode.	I <sub>DD</sub>	LFO Running	_	105	_	μA
		LFO Stopped	-	100		μA
Stop Mode—Core halted and all clocks stopped, Regulators in low- power mode, Supply monitor off.	I <sub>DD</sub>		-	100	_	μA
Shutdown Mode—Core halted and all clocks stopped,Regulators Off, Supply monitor off.	I <sub>DD</sub>		-	0.25	_	μA
Analog Peripheral Supply Currents						
High-Frequency Oscillator 0	I <sub>HFOSC0</sub>	Operating at 48 MHz,	_	900	_	μA
		T <sub>A</sub> = 25 °C				
Low-Frequency Oscillator	I <sub>LFOSC</sub>	Operating at 80 kHz,	_	5	—	μA
		T <sub>A</sub> = 25 °C				

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
ADC0 Supply Current	I <sub>ADC</sub>	Operating at 500 ksps		750	1000	μA
		V <sub>DD</sub> = 3.0 V				
On-chip Precision Reference	I <sub>VREFP</sub>			75		μA
Temperature Sensor	I <sub>TSENSE</sub>			35		μA
Comparator 0 (CMP0, CMP1)	I <sub>CMP</sub>	CPMD = 11	_	1		μA
		CPMD = 10		4	_	μA
		CPMD = 01	_	10	_	μA
		CPMD = 00	_	20		μA
Voltage Supply Monitor (VMON0)	I <sub>VMON</sub>		_	15	50	μA
Regulator Bias Currents	I <sub>VREG</sub>	Both Regulators in Normal Mode	_	200	_	μA
		Both Regulators in Low Power Mode	_	100	_	μA
		5 V Regulator Off, Internal LDO in Low Power Mode		150	-	μA
USB (USB0) Full-Speed	I <sub>USB</sub>	Active	_	8	_	mA

## Note:

1. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

2. Includes supply current from regulators, supply monitor, and High Frequency Oscillator.

3. Includes supply current from regulators, supply monitor, and Low Frequency Oscillator.

#### Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V <sub>VDDM</sub>		2.60	2.65	2.70	V
VDD Ramp Time	t <sub>RMP</sub>	Time to $V_{DD}$ > 2.7 V	_	—	1	ms
Reset Delay from non-POR source	t <sub>RST</sub>	Time between release of reset source and code execution	-	_	250	μs
RST Low Time to Generate Reset	t <sub>RSTL</sub>		15	_		μs
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>SYSCLK</sub> >1 MHz	80	580	800	μs
VDD Supply Monitor Turn-On Time	t <sub>MON</sub>			_	100	μs

#### Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time <sup>1</sup>	t <sub>WRITE</sub>	One Byte	10	15	20	μs
Erase Time <sup>1</sup>	t <sub>ERASE</sub>	One Page	10	15	22.5	ms
V <sub>DD</sub> Voltage During Programming <sup>2</sup>	V <sub>PROG</sub>		2.7		3.6	V
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		10k	100k	_	Cycles

EFM8UB2 Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Note:						
1. Does not include sequencing tir	ne before ar	d after the write/erase operation, which	ch may be m	ultiple SYSC	LK cycles.	
2. Flash can be safely programme	d at any volt	age above the supply monitor thresho	old (V <sub>VDDM</sub> ).			
3. Data Retention Information is p	ublished in th	ne Quarterly Quality and Reliability Re	eport.			

## Table 4.5. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
High Frequency Oscillator 0 (48	MHz)			1		
Oscillator Frequency	f <sub>HFOSC0</sub>	Full Temperature and Supply Range	47.3	48	48.7	MHz
Power Supply Sensitivity	PSS <sub>HFOS</sub> co	T <sub>A</sub> = 25 °C	-	110	_	ppm/V
Temperature Sensitivity	TS <sub>HFOSC0</sub>	V <sub>DD</sub> = 3.0 V	_	25	_	ppm/°C
Low Frequency Oscillator (80 kł	Hz)				1	
Oscillator Frequency	f <sub>LFOSC</sub>	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS <sub>LFOSC</sub>	T <sub>A</sub> = 25 °C	_	0.05	_	%/V
Temperature Sensitivity	TS <sub>LFOSC</sub>	V <sub>DD</sub> = 3.0 V	—	65	_	ppm/°C

## Table 4.6. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02		30	MHz

## Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	_	48	MHz
Frequency (at EXTCLK pin)						

#### Table 4.8. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N <sub>bits</sub>			10	,	Bits
Throughput Rate	f <sub>S</sub>		_	_	500	ksps
Tracking Time	t <sub>TRK</sub>		300	—	—	ns
SAR Clock Frequency	f <sub>SAR</sub>		_	—	8.33	MHz
Conversion Time	t <sub>CNV</sub>	10-Bit Conversion,	13	—	—	Clocks
Sample/Hold Capacitor	C <sub>SAR</sub>		_	30	_	pF
Input Mux Impedance	R <sub>MUX</sub>		-	5	_	kΩ

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Voltage Reference Range	V <sub>REF</sub>		1	—	V <sub>DD</sub>	V
Input Voltage Range <sup>1</sup>	V <sub>IN</sub>	Single-Ended (AIN+ - GND)	0	_	V <sub>REF</sub>	V
		Differential (AIN+ - AIN-)	-V <sub>REF</sub>	—	V <sub>REF</sub>	V
Power Supply Rejection Ratio	PSRR <sub>ADC</sub>		_	70	_	dB
DC Performance, VREF = 2.4 V						
Integral Nonlinearity	INL		_	±0.5	±1	LSB
Differential Nonlinearity (Guaran- teed Monotonic)	DNL		-	±0.5	±1	LSB
Offset Error	E <sub>OFF</sub>		-2	0	2	LSB
Offset Temperature Coefficient	TC <sub>OFF</sub>		—	0.005	_	LSB/°C
Slope Error	E <sub>M</sub>		_	-0.2	±0.5	%
Dynamic Performance 10 kHz Sine	Wave Input	1dB below full scale, VREF = 2.4 V				
Signal-to-Noise	SNR		55	58	_	dB
Signal-to-Noise Plus Distortion	SNDR		55	58	_	dB
Total Harmonic Distortion (Up to 5th Harmonic)	THD		_	-73	_	dB
Spurious-Free Dynamic Range	SFDR		_	78	_	dB

# Table 4.9. Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
On-chip Precision Reference						
Output Voltage	V <sub>REFP</sub>	T = 25 °C	2.38	2.42	2.46	V
Turn-on Time, settling to 0.5 LSB	t <sub>VREFP</sub>	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms
		0.1 µF ceramic bypass on VREF pin	—	100	_	μs
Load Regulation	LR <sub>VREFP</sub>	Load = 0 to 200 µA to GND	—	360	—	μV / μΑ
Short-circuit current	ISC <sub>VREFP</sub>		—	_	8	mA
Power Supply Rejection	PSRR <sub>VRE</sub> FP			140		ppm/V
External Reference	1					
Input Current	I <sub>EXTREF</sub>	Sample Rate = 500 ksps; VREF = 3.0 V		9		μA

## Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	—	764	—	mV
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	—	15	_	mV
Slope	М		_	2.87	_	mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		_	120	_	µV/°C
Linearity				0.5	_	°C
Turn-on Time			_	1.8	_	μs
Note: 1. Represents one star	ndard deviation from th	e mean.	I	1	1	1

## Table 4.11. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input Voltage Range <sup>1</sup>	V <sub>REGIN</sub>		2.7	_	5.25	V
Output Voltage on VDD <sup>2</sup>	V <sub>REGOUT</sub>	Output Current = 1 to 100 mA	3.0	3.3	3.6	V
Output Current <sup>2</sup>	I <sub>REGOUT</sub>		—		100	mA

## Note:

1. Input range specified for regulation. When an external regulator is used, VREGIN should be tied to VDD.

2. Output current is total regulator output, including any current required by the device.

# Table 4.12. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t <sub>RESP0</sub>	+100 mV Differential	_	100	—	ns
(Highest Speed)		-100 mV Differential	_	250	—	ns
Response Time, CPMD = 11 (Low-	t <sub>RESP3</sub>	+100 mV Differential	_	1.05	_	μs
est Power)		-100 mV Differential	—	5.2	—	μs
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	—	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	—	mV
		CPHYP = 11	_	32	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	—	-0.4	—	mV
Mode 0 (CPMD = 00)		CPHYN = 01	—	-8	—	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	—	-32	—	mV

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	_	6	_	mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	—	-12	_	mV
		CPHYN = 11	_	-24	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5	_	mV
		CPHYN = 10	_	-9	_	mV
		CPHYN = 11	—	-18	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4	_	mV
		CPHYP = 10	—	8	_	mV
		CPHYP = 11	_	16	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01		-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11		-16	_	mV
Input Range (CP+ or CP-)	V <sub>IN</sub>		-0.25	_	V <sub>DD</sub> +0.25	V
Input Pin Capacitance	C <sub>CP</sub>			7.5	_	pF
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>			60		dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>			60		dB
Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-10	0	10	mV

## Table 4.13. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -3 mA	V <sub>DD</sub> - 0.7	_	_	V
		I <sub>OH</sub> = -10 μA	V <sub>DD</sub> - 0.1	_	_	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.5 mA	_	_	0.6	V
		I <sub>OL</sub> = 10 μA	—	_	0.1	V
Input High Voltage	VIH		2.0	_	_	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Low Voltage	V <sub>IL</sub>		_	_	0.8	V
Pin Capacitance	C <sub>IO</sub>		_	7	—	pF
Weak Pull-Up Current	I <sub>PU</sub>	V <sub>DD</sub> = 3.6	-50	-15	—	μA
(V <sub>IN</sub> = 0 V)						
Input Leakage (Pullups off or Ana- log)	I <sub>LK</sub>	GND < V <sub>IN</sub> < V <sub>DD</sub>	-1	_	1	μA
Input Leakage Current with $V_{\text{IN}}$ above $V_{\text{DD}}$	I <sub>LK</sub>	$V_{DD} < V_{IN} < V_{DD} + 2.0 V$	0	5	150	μA

# Table 4.14. USB Transceiver

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmitter						
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> ≥3.0V	2.8	_	_	V
Output Low Voltage	V <sub>OL</sub>	V <sub>DD</sub> ≥3.0V	_	_	0.8	V
Output Crossover Point	V <sub>CRS</sub>		1.3	_	2.0	V
Output Impedance	Z <sub>DRV</sub>	Driving High	_	38	_	Ω
		Driving Low	_	38	_	
Pull-up Resistance	R <sub>PU</sub>	Full Speed (D+ Pull-up)	1.425	1.5	1.575	kΩ
		Low Speed (D- Pull-up)				
Output Rise Time	T <sub>R</sub>	Low Speed	75	_	300	ns
		Full Speed	4	—	20	ns
Output Fall Time	T <sub>F</sub>	Low Speed	75	—	300	ns
		Full Speed	4	—	20	ns
Receiver	•				•	V
Differential Input	V <sub>DI</sub>	(D+) - (D-)	0.2	—	_	V
Sensitivity						
Differential Input Common Mode Range	V <sub>CM</sub>		0.8	_	2.5	V
Input Leakage Current	IL	Pullups Disabled	_	<1.0	-	μA
Refer to the USB Specification for	timing diagra	ims and symbol definitions.			1	1

#### 4.2 Thermal Conditions

## Table 4.15. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
Thermal Resistance	θ <sub>JA</sub>	QFP48 Packages	_	60	_	°C/W				
		QFP32 Packages	_	80	_	°C/W				
		QFN32 Packages	_	28	_	°C/W				
Note: 1. Thermal resistance assumes										

## 4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.16 Absolute Maximum Ratings on page 16 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

#### Parameter Symbol **Test Condition** Min Max Unit Ambient Temperature Under Bias T<sub>BIAS</sub> -55 125 °C °C T<sub>STG</sub> Storage Temperature -65 150 V Voltage on VDD $V_{DD}$ GND-0.3 4.2 V Voltage on VREGIN V<sub>REGIN</sub> GND-0.3 5.8 Voltage on I/O, RSTb, or VBUS pins V<sub>DD</sub> > 2.2 V GND-0.3 V VIN 5.8 V<sub>DD</sub> < 2.2 V GND-0.3 V V<sub>DD</sub>+3.6 Total Current Sunk into Supply Pin 500 mΑ IVDD \_ Total Current Sourced out of Ground 500 mΑ IGND \_ Pin Current Sourced or Sunk by any I/O -100 100 I<sub>IO</sub> mΑ Pin or RSTb

## Table 4.16. Absolute Maximum Ratings

#### Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current using HFOSC0

# 5. Typical Connection Diagrams

## 5.1 Power

Figure 5.1 Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered) on page 18 shows a typical connection diagram for the power pins of the EFM8UB2 devices when the internal regulator used and USB is connected (bus-powered). The VBUS signal is used to detect when USB is connected to a host device.






Figure 5.2 Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered) on page 19 shows a typical connection diagram for the power pins of the EFM8UB2 devices when the internal regulator used and USB is connected (self-powered). The VBUS signal is used to detect when USB is connected to a host device and is shown with a resistor divider. This resistor divider (or functionally-equivalent circuit) on VBUS is required to meet the absolute maximum voltage on VBUS specification for self-powered systems where VDD and VIO may be unpowered when VBUS is connected to 5 V.




Figure 5.2. Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered)

## 5.2 USB

Figure 5.3 Connection Diagram for USB Pins on page 19 shows a typical connection diagram for the USB pins of the EFM8UB2 devices including ESD protection diodes on the USB pins.




Figure 5.3. Connection Diagram for USB Pins

## 5.3 Voltage Reference (VREF)

Figure 5.4 Connection Diagram for Internal Voltage Reference on page 20 shows a typical connection diagram for the voltage reference (VREF) pin of the EFM8UB2 devices when using the internal voltage reference. When using an external voltage reference, consult the external reference data sheet for connection recommendations.




Figure 5.4. Connection Diagram for Internal Voltage Reference

#### 5.4 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

# 6. Pin Definitions

## 6.1 EFM8UB2x-QFP48 Pin Definitions




Figure 6.1. EFM8UB2x-QFP48 Pinout

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
1	P0.5	Multifunction I/O	Yes	UART0_RX	
				INT0.5	
				INT1.5	
2	P0.4	Multifunction I/O	Yes	UART0_TX	ADC0P.18
				INT0.4	ADC0N.18
				INT1.4	CMP0N.4
3	P0.3	Multifunction I/O	Yes	INT0.3	ADC0P.17
				INT1.3	ADC0N.17
					CMP0P.4
4	P0.2	Multifunction I/O	Yes	INT0.2	
				INT1.2	
5	P0.1	Multifunction I/O	Yes	INT0.1	
				INT1.1	
6	P0.0	Multifunction I/O	Yes	INT0.0	
				INT1.0	
7	GND	Ground			
8	D+	USB Data Positive			
9	D-	USB Data Negative			
10	VDD	Supply Power Input /			
		5V Regulator Output			
11	VREGIN	5V Regulator Input			
12	VBUS	USB VBUS Sense Input		VBUS	
13	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
14	C2D	C2 Debug Data			
15	P4.7	Multifunction I/O		EMIF_D7	ADC0P.34
				EMIF_AD7m	ADC0N.34
16	P4.6	Multifunction I/O		EMIF_D6	ADC0P.15
				EMIF_AD6m	ADC0N.15
					CMP1N.3
17	P4.5	Multifunction I/O		EMIF_D5	ADC0P.14
				EMIF_AD5m	ADC0N.14
					CMP1P.3

# Table 6.1. Pin Definitions for EFM8UB2x-QFP48

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P4.4	Multifunction I/O		EMIF_D4	ADC0P.13
				EMIF_AD4m	ADC0N.13
					CMP0N.3
19	P4.3	Multifunction I/O		EMIF_D3	ADC0P.12
				EMIF_AD3m	ADC0N.12
					CMP0P.3
20	P4.2	Multifunction I/O		EMIF_D2	ADC0P.33
				EMIF_AD2m	ADC0N.33
21	P4.1	Multifunction I/O		EMIF_D1	ADC0P.32
				EMIF_AD1m	ADC0N.32
22	P4.0	Multifunction I/O		EMIF_D0	ADC0P.11
				EMIF_AD0m	ADC0N.11
					CMP1N.2
23	P3.7	Multifunction I/O	Yes	EMIF_A7	ADC0P.10
				EMIF_A15m	ADC0N.10
					CMP1P.2
24	P3.6	Multifunction I/O	Yes	EMIF_A6	ADC0P.29
				EMIF_A14m	ADC0N.29
25	P3.5	Multifunction I/O	Yes	EMIF_A5	ADC0P.9
				EMIF_A13m	ADC0N.9
					CMP0N.2
26	P3.4	Multifunction I/O	Yes	EMIF_A4	ADC0P.8
				EMIF_A12m	ADC0N.8
					CMP0P.2
27	P3.3	Multifunction I/O	Yes	EMIF_A3	ADC0P.28
				EMIF_A11m	ADC0N.28
28	P3.2	Multifunction I/O	Yes	EMIF_A2	ADC0P.27
				EMIF_A10m	ADC0N.27
29	P3.1	Multifunction I/O	Yes	EMIF_A1	ADC0P.7
				EMIF_A9m	ADC0N.7
					CMP1N.1
30	P3.0	Multifunction I/O	Yes	EMIF_A0	ADC0P.6
				EMIF_A8m	ADC0N.6
					CMP1P.1
31	P2.7	Multifunction I/O	Yes	EMIF_A15	ADC0P.26
					ADC0N.26

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
32	P2.6	Multifunction I/O	Yes	EMIF_A14	ADC0P.5
					ADC0N.5
					CMP0N.1
33	P2.5	Multifunction I/O	Yes	EMIF_A13	ADC0P.4
					ADC0N.4
					CMP0P.1
34	P2.4	Multifunction I/O	Yes	EMIF_A12	ADC0P.25
					ADC0N.25
35	P2.3	Multifunction I/O	Yes	EMIF_A11	ADC0P.3
					ADC0N.3
					CMP1N.0
36	P2.2	Multifunction I/O	Yes	EMIF_A10	ADC0P.2
					ADC0N.2
					CMP1P.0
37	P2.1	Multifunction I/O	Yes	EMIF_A9	ADC0P.1
					ADC0N.1
					CMP0N.0
38	P2.0	Multifunction I/O	Yes	EMIF_A8	ADC0P.0
					ADC0N.0
					CMP0P.0
39	P1.7	Multifunction I/O	Yes	EMIF_WRb	ADC0P.24
					ADC0N.24
40	P1.6	Multifunction I/O	Yes	EMIF_RDb	ADC0P.23
					ADC0N.23
41	P1.5	Multifunction I/O	Yes		VREF
42	P1.4	Multifunction I/O	Yes	CNVSTR	
43	P1.3	Multifunction I/O	Yes	EMIF_ALEm	ADC0P.22
					ADC0N.22
44	P1.2	Multifunction I/O	Yes		ADC0P.20
					ADC0N.20
					CMP1N.4
45	P1.1	Multifunction I/O	Yes		ADC0P.19
					ADC0N.19
					CMP1P.4
46	P1.0	Multifunction I/O	Yes		ADC0P.21
					ADC0N.21

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
47	P0.7	Multifunction I/O	Yes	XTAL2	
				EXTCLK	
				INT0.7	
				INT1.7	
48	P0.6	Multifunction I/O	Yes	XTAL1	
				INT0.6	
				INT1.6	

## 6.2 EFM8UB2x-QFP32 Pin Definitions




Figure 6.2. EFM8UB2x-QFP32 Pinout

Table 6.2.	Pin Definitions	for EFM8UB2x-QFP32
------------	-----------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	INT0.1	ADC0P.18
				INT1.1	ADC0N.18
					CMP0N.4
2	P0.0	Multifunction I/O	Yes	INT0.0	ADC0P.17
				INT1.0	ADC0N.17
					CMP0P.4
3	GND	Ground			
4	D+	USB Data Positive			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
5	D-	USB Data Negative			
6	VDD	Supply Power Input /			
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	VBUS	USB VBUS Sense Input		VBUS	
9	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /	Yes		ADC0P.16
	C2D	C2 Debug Data			ADC0N.16
11	P2.7	Multifunction I/O	Yes		ADC0P.15
					ADC0N.15
12	P2.6	Multifunction I/O	Yes		ADC0P.14
					ADC0N.14
13	P2.5	Multifunction I/O	Yes		ADC0P.13
					ADC0N.13
					CMP0N.3
14	P2.4	Multifunction I/O	Yes		ADC0P.12
					ADC0N.12
					CMP0P.3
15	P2.3	Multifunction I/O	Yes		ADC0P.11
					ADC0N.11
					CMP1N.2
16	P2.2	Multifunction I/O	Yes		ADC0P.10
					ADC0N.10
					CMP1P.2
17	P2.1	Multifunction I/O	Yes		ADC0P.9
					ADC0N.9
					CMP0N.2
18	P2.0	Multifunction I/O	Yes		ADC0P.8
					ADC0N.8
					CMP0P.2
19	P1.7	Multifunction I/O	Yes		ADC0P.7
					ADC0N.7
					CMP1N.1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
20	P1.6	Multifunction I/O	Yes		ADC0P.6
					ADC0N.6
					CMP1P.1
21	P1.5	Multifunction I/O	Yes		ADC0P.5
					ADC0N.5
					CMP0N.1
22	P1.4	Multifunction I/O	Yes		ADC0P.4
					ADC0N.4
					CMP0P.1
23	P1.3	Multifunction I/O	Yes		ADC0P.3
					ADC0N.3
					CMP1N.0
24	P1.2	Multifunction I/O	Yes		ADC0P.2
					ADC0N.2
					CMP1P.0
25	P1.1	Multifunction I/O	Yes		ADC0P.1
					ADC0N.1
					CMP0N.0
26	P1.0	Multifunction I/O	Yes		ADC0P.0
					ADC0N.0
					CMP0P.0
27	P0.7	Multifunction I/O	Yes	INT0.7	VREF
				INT1.7	
28	P0.6	Multifunction I/O	Yes	CNVSTR	
				INT0.6	
				INT1.6	
29	P0.5	Multifunction I/O	Yes	INT0.5	ADC0P.20
				INT1.5	ADC0N.20
				UART0_RX	CMP1N.4
30	P0.4	Multifunction I/O	Yes	INT0.4	ADC0P.19
				INT1.4	ADC0N.19
				UART0_TX	CMP1P.4
31	P0.3	Multifunction I/O	Yes	EXTCLK	
				INT0.3	
				INT1.3	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
32	P0.2	Multifunction I/O	Yes	INT0.2 INT1.2	




Figure 6.3. EFM8UB2x-QFN32 Pinout

Table 6.3. F	Pin Definitions for	EFM8UB2x-QFN32
--------------	---------------------	----------------

Pin Number	Pin Name	Description		Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	INT0.1	ADC0P.18
				INT1.1	ADC0N.18
					CMP0N.4

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
2	P0.0	Multifunction I/O	Yes	INT0.0	ADC0P.17
				INT1.0	ADC0N.17
					CMP0P.4
3	GND	Ground			
4	D+	USB Data Positive			
5	D-	USB Data Negative			
6	VDD	Supply Power Input /			
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	VBUS	USB VBUS Sense Input		VBUS	
9	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /	Yes		ADC0P.16
	C2D	C2 Debug Data			ADC0N.16
11	P2.7	Multifunction I/O	Yes		ADC0P.15
					ADC0N.15
12	P2.6	Multifunction I/O	Yes		ADC0P.14
					ADC0N.14
13	P2.5	Multifunction I/O	Yes		ADC0P.13
					ADC0N.13
					CMP0N.3
14	P2.4	Multifunction I/O	Yes		ADC0P.12
					ADC0N.12
					CMP0P.3
15	P2.3	Multifunction I/O	Yes		ADC0P.11
					ADC0N.11
					CMP1N.2
16	P2.2	Multifunction I/O	Yes		ADC0P.10
					ADC0N.10
					CMP1P.2
17	P2.1	Multifunction I/O	Yes		ADC0P.9
					ADC0N.9
					CMP0N.2
18	P2.0	Multifunction I/O	Yes		ADC0P.8
					ADC0N.8
					CMP0P.2

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P1.7	Multifunction I/O	Yes		ADC0P.7
					ADC0N.7
					CMP1N.1
20	P1.6	Multifunction I/O	Yes		ADC0P.6
					ADC0N.6
					CMP1P.1
21	P1.5	Multifunction I/O	Yes		ADC0P.5
					ADC0N.5
					CMP0N.1
22	P1.4	Multifunction I/O	Yes		ADC0P.4
					ADC0N.4
					CMP0P.1
23	P1.3	Multifunction I/O	Yes		ADC0P.3
					ADC0N.3
					CMP1N.0
24	P1.2	Multifunction I/O	Yes		ADC0P.2
					ADC0N.2
					CMP1P.0
25	P1.1	Multifunction I/O	Yes		ADC0P.1
					ADC0N.1
					CMP0N.0
26	P1.0	Multifunction I/O	Yes		ADC0P.0
					ADC0N.0
					CMP0P.0
27	P0.7	Multifunction I/O	Yes	INT0.7	VREF
				INT1.7	
28	P0.6	Multifunction I/O	Yes	CNVSTR	
				INT0.6	
				INT1.6	
29	P0.5	Multifunction I/O	Yes	INT0.5	ADC0P.20
				INT1.5	ADC0N.20
				UART0_RX	CMP1N.4
30	P0.4	Multifunction I/O	Yes	INT0.4	ADC0P.19
				INT1.4	ADC0N.19
				UART0_TX	CMP1P.4

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
31	P0.3	Multifunction I/O	Yes	EXTCLK	
				INT0.3	
				INT1.3	
32	P0.2	Multifunction I/O	Yes	INT0.2	
				INT1.2	
Center	GND	Ground			

# 7. QFP48 Package Specifications

## 7.1 QFP48 Package Dimensions




Figure 7.1. QFP48 Package Drawing

Table 7.1. QFP48 Package Dimensions

Dimension	Min	Тур	Мах
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
D	9.00 BSC		
D1	7.00 BSC		
e	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
ааа	0.20		
bbb	0.20		

Dimension	Min	Тур	Мах
ссс		0.08	
ddd	0.08		
theta	0°	3.5°	7°

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026, variation ABC.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 7.2 QFP48 PCB Land Pattern




Figure 7.2. QFP48 PCB Land Pattern Drawing

Table 7.2. QI	FP48 PCB Land	<b>Pattern Dimensions</b>
---------------	---------------	---------------------------

Dimension	Min	Мах	
C1	8.30	8.40	
C2	8.30	8.40	
E	0.50 BSC		
X1	0.20	0.30	
Y1	1.40	1.50	

Max

## Note:

Dimension

Min

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

#### 7.3 QFP48 Package Marking




Figure 7.3. QFP48 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 8. QFP32 Package Specifications

### 8.1 QFP32 Package Dimensions




Figure 8.1. QFP32 Package Drawing

## Table 8.1. QFP32 Package Dimensions

Dimension	Min	Тур	Мах						
A	_	_	1.60						
A1	0.05	_	0.15						
A2	1.35	1.40	1.45						
b	0.30	0.37	0.45						
D		9.00 BSC							
D1		7.00 BSC							
е		0.80 BSC							
E		9.00 BSC							
E1		7.00 BSC							
L	0.45	0.60	0.60 0.75						
ааа		0.20							

Dimension	Min	Тур	Мах					
bbb		0.20						
ССС	0.10							
ddd		0.20						
theta	0°	3.5°	7°					
Noto								

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026, variation BBA.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

#### 8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB La	and Pattern	Dimensions
------------	--------------	-------------	------------

Dimension	Min	Мах					
C1	8.40	8.50					
C2	8.40	8.50					
E	0.80 BSC						
X1	0.40	0.50					
Y1	1.25	1.35					

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

#### 8.3 QFP32 Package Marking





Figure 8.3. QFP32 Package Marking


The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 9. QFN32 Package Specifications

### 9.1 QFN32 Package Dimensions





#### Table 9.1. QFN32 Package Dimensions

Dimension	Min	Тур	Мах					
A	0.80	0.85	0.90					
A1	0.00	0.02	0.05					
b	0.18	0.25	0.30					
D		5.00 BSC						
D2	3.20	3.30	3.40					
е		0.50 BSC						
E		5.00 BSC						
E2	3.20	3.30	3.40					
L	0.35	0.40	0.45					
ааа	—	—	0.10					
bbb	—	—	0.10					

Dimension	Min	Тур	Мах
ddd	—	—	0.05
eee	_	_	0.08

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

#### 9.2 QFN32 PCB Land Pattern




Figure 9.2. QFN32 PCB Land Pattern Drawing

Table 9.2.	QFN32 PCB	Land Pattern	Dimensions
------------	-----------	--------------	------------

Dimension	Min	Мах
C1	4.80	4.90
C2	4.80	4.90
E	0.50	BSC
X1	0.20	0.30
X2	3.20	3.40
Y1	0.75	0.85
Y2	3.20	3.40

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



Figure 9.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

## 10. Revision History

#### 10.1 Revision 1.2

Updated the VDD Ramp Time specification in Table 4.3 Reset and Supply Monitor on page 10 to a maximum of 1 ms.


#### 10.2 Revision 1.1

Initial release.

#### **Table of Contents**

1.	Feature List	•	. 1
2.	Ordering Information	•	. 2
3.	System Overview		. 3
	3.1 Introduction	•	. 3
	3.2 Power	•	. 4
	3.3 I/O	•	. 4
	3.4 Clocking	•	. 4
	3.5 Counters/Timers and PWM	•	. 5
	3.6 Communications and Other Digital Peripherals	•	. 6
	3.7 Analog		. 7
	3.8 Reset Sources		. 8
	3.9 Debugging	•	. 8
	3.10 Bootloader	•	. 8
4.	Electrical Specifications		. 9
	4.1 Electrical Characteristics		. 9
	4.2 Thermal Conditions		.16
	4.3 Absolute Maximum Ratings		.16
	4.4 Typical Performance Curves		.17
5.	Typical Connection Diagrams		18
	5.1 Power		.18
	5.2 USB		.19
	5.3 Voltage Reference (VREF)		.20
	5.4 Other Connections		.20
6.	Pin Definitions		21
	6.1 EFM8UB2x-QFP48 Pin Definitions		
	6.2 EFM8UB2x-QFP32 Pin Definitions		
	6.3 EFM8UB2x-QFN32 Pin Definitions		
7.	QFP48 Package Specifications.		
••	7.1 QFP48 Package Dimensions		
	7.2 QFP48 PCB Land Pattern		
	7.3 QFP48 Package Marking		
8	QFP32 Package Specifications.		
υ.	8.1 QFP32 Package Dimensions   8.1		
	8.2 QFP32 PCB Land Pattern		
	8.3 QFP32 PCB Land Fattern		
		•	.41

9.	QFN32 Package Specifications.														42
	9.1 QFN32 Package Dimensions.											•			.42
	9.2 QFN32 PCB Land Pattern											•			.44
	9.3 QFN32 Package Marking			•	•									•	.45
10	. Revision History														46
	10.1 Revision 1.2											•			.46
	10.2 Revision 1.1			•	•									•	.46
Та	ble of Contents														47



#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com