

Improved, Quad, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

(Voltage Referenced to V-)

| | |
|--|--|
| V ₊ | 44V |
| GND | 25V |
| V _L | (GND - 0.3V) to (V ₊ + 0.3V) |
| Digital Inputs V _S , V _D (Note 1)..... | (V ₋ - 2V) to (V ₊ + 2V) or 30mA (whichever occurs first) |
| Continuous Current (any terminal) | 30mA |
| Peak Current, S or D (pulsed at 1ms, 10% duty cycle max) | .100mA |

Note 1: Signals on S, D, or IN exceeding V₊ or V₋ are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V₊ = 15V, V₋ = -15V, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|---|--|---|---|----------|-------|-------|----|
| SWITCH | | | | | | | |
| Analog Signal Range | V _{ANALOG} | (Note 3) | -15 | +15 | | V | |
| Drain-Source On-Resistance | R _{DSON} | V ₊ = 13.5V, V ₋ = -13.5V, V _D = ±8.5V, I _S = -10mA | T _A = +25°C | 50 | 85 | Ω | |
| | | | T _A = T _{MIN} to T _{MAX} | 100 | | | |
| On-Resistance Match Between Channels (Note 4) | ΔR _{DSON} | V _D = ±10V, I _S = -10mA | T _A = +25°C | 4 | | Ω | |
| | | | T _A = T _{MIN} to T _{MAX} | 5 | | | |
| On-Resistance Flatness (Note 4) | R _{FAT} (ON) | V _D = ±5V, I _S = -10mA | T _A = +25°C | 9 | | Ω | |
| | | | T _A = T _{MIN} to T _{MAX} | 15 | | | |
| Source Leakage Current (Note 5) | I _{S(OFF)} | V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V | T _A = +25°C | -0.50 | +0.01 | +0.50 | nA |
| | | | T _A = T _{MIN} to T _{MAX} | -5 | | +5 | |
| Drain Off-Leakage Current (Note 5) | I _{D(OFF)} | V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V | T _A = +25°C | -0.50 | +0.01 | +0.50 | nA |
| | | | T _A = T _{MIN} to T _{MAX} | -5 | | +5 | |
| Drain On-Leakage Current (Note 5) | I _{D(ON)} or I _{S(ON)} | V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V | T _A = +25°C | -0.50 | +0.08 | +0.50 | nA |
| | | | T _A = T _{MIN} to T _{MAX} | -10 | | +10 | |
| INPUT | | | | | | | |
| Input Current with Input Voltage High | I _{INH} | V _{IN} = 2.4V, all others = 0.8V | -0.5 | -0.00001 | +0.5 | μA | |
| Input Current with Input Voltage Low | I _{INL} | V _{IN} = 0.8V, all others = 2.4V | -0.5 | -0.00001 | +0.5 | μA | |

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V₊ = 15V, V₋ = -15V, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN (Note 2) | TYP | MAX | UNITS |
|--|---------------------------------|---|---|-------|---------|-------|
| SWITCH | | | | | | |
| Power-Supply Range | V ₊ , V ₋ | | ±4.5 | ±20.0 | | V |
| Positive Supply Current | I ₊ | All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V | T _A = +25°C | -1 | -0.001 | +1 |
| | | | T _A = T _{MIN} to T _{MAX} | -5 | | +5 |
| Negative Supply Current | I ₋ | All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V | T _A = +25°C | -1 | -0.0001 | +1 |
| | | | T _A = T _{MIN} to T _{MAX} | -5 | | +5 |
| Logic Supply Current | I _L | All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V | T _A = +25°C | -1 | -0.001 | +1 |
| | | | T _A = T _{MIN} to T _{MAX} | -5 | | +5 |
| Ground Current | I _{GND} | All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V | T _A = +25°C | -1 | -0.0001 | +1 |
| | | | T _A = T _{MIN} to T _{MAX} | -5 | | +5 |
| INPUT | | | | | | |
| Turn-On Time | t _{ON} | V _S = ±10V, Figure 2 | T _A = +25°C | 150 | 250 | ns |
| Turn-Off Time | t _{OFF} | DG444, V _S = ±10V, Figure 2 | T _A = +25°C | 90 | 120 | ns |
| | | DG445, V _S = ±10V, Figure 2 | T _A = +25°C | 110 | 170 | ns |
| Charge Injection (Note 3) | Q | C _L = 1nF, V _{GEN} = 0, R _{GEN} = 0Ω, Figure 3 | T _A = +25°C | 5 | 10 | pC |
| Off-Isolation Rejection Ratio (Note 6) | OIRR | R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 4 | T _A = +25°C | 60 | | dB |
| Crosstalk (Note 7) | | R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 5 | T _A = +25°C | 100 | | dB |
| Source Off-Capacitance | C _{S(OFF)} | f = 1MHz, Figure 6 | T _A = +25°C | 4 | | pF |
| Drain Off-Capacitance | C _{D(OFF)} | f = 1MHz, Figure 6 | T _A = +25°C | 4 | | pF |
| Source On-Capacitance | C _{S(ON)} | f = 1MHz, Figure 7 | T _A = +25°C | 16 | | pF |
| Drain On-Capacitance | C _{D(ON)} | f = 1MHz, Figure 7 | T _A = +25°C | 16 | | pF |

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single Supply

($V_+ = 12V$, $V_- = 0$, $V_L = 5V$, GND = 0, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP (Note 2) | MAX | UNITS |
|-------------------------------|--------------|---|---|-----------------|---------------|----------|
| SWITCH | | | | | | |
| Analog Signal Range | V_{ANALOG} | (Note 3) | 0 | 12 | 12 | V |
| Drain-Source On-Resistance | $R_{DS(ON)}$ | $V_+ = 10.8V$; $V_L = 5.25V$; | $T_A = +25^\circ C$ | 100 | 160 | Ω |
| | | $V_D = 3V, 8V$; $I_S = -10mA$ | $T_A = T_{MIN}$ to T_{MAX} | | 200 | |
| SUPPLY | | | | | | |
| Power-Supply Range | V_+, V_- | | 10.8 | 24.0 | 24.0 | V |
| Power-Supply Current | I_+ | All channels on or off, $V_{IN} = 0V$ or $5V$ | $T_A = +25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} | -1 -5 | +0.001 +5 | μA |
| Negative Supply Current | I_- | All channels on or off, $V_{IN} = 0V$ or $5V$ | $T_A = +25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} | -1 -5 | -0.0001 +5 | μA |
| Logic Supply Current | I_L | All channels on or off, $V_{IN} = 0V$ or $5V$ | $T_A = +25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} | -1 -5 | +0.001 +5 | μA |
| Ground Current | I_{GND} | All channels on or off, $V_{IN} = 0V$ or $5V$ | $T_A = +25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} | -1 -5 | -0.0001 +5 | μA |
| DYNAMIC | | | | | | |
| Turn-On Time | t_{ON} | $V_S = 8V$, Figure 2 | $T_A = +25^\circ C$ | 300 | 400 | ns |
| Turn-Off Time | t_{OFF} | $V_S = 8V$, Figure 2 | $T_A = +25^\circ C$ | 60 | 200 | ns |
| Charge Injection (Note 3) | Q | $C_L = 1nF$, $V_{GEN} = 0$, $R_{GEN} = 0\Omega$, Figure 3 | $T_A = +25^\circ C$ | 5 | 10 | pC |

Note 2: Typical values are for **design aid only**, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Guaranteed by design.

Note 4: On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog signal range.




Note 5: Leakage parameters $I_S(OFF)$, $I_D(OFF)$, $I_D(ON)$, and $I_S(ON)$ are 100% tested at the maximum rated hot temperature and guaranteed at $+25^\circ C$.

Note 6: Off-Isolation Rejection Ratio = $20\log(V_D/V_S)$, V_D = output, V_S = input to off switch.

Note 7: Between any two switches.

Typical Operating Characteristics









($T_A = +25^\circ C$, unless otherwise noted.)



Improved, Quad, SPST Analog Switches

Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Improved, Quad, SPST Analog Switches

Pin Description

| PIN | | NAME | FUNCTION |
|--------------|--------------|---------|--|
| DIP/SO | THIN QFN | | |
| 1, 16, 9, 8 | 15, 14, 7, 6 | IN1-IN4 | Logic Control Inputs |
| 2, 15, 10, 7 | 16, 13, 8, 5 | D1-D4 | Drain Outputs |
| 3, 14, 11, 6 | 1, 12, 9, 4 | S1-S4 | Source Outputs |
| 4 | 2 | V- | Negative-Supply Voltage Input |
| 5 | 3 | GND | Ground |
| 12 | 10 | VL | Logic-Supply Voltage Input |
| 13 | 11 | V+ | Positive-Supply-Voltage Input—Connected to Substrate |
| — | EP | PAD | Exposed Pad Connect Pad to V+ |

Applications Information

General Operation

- Switches are open when power is off.
- IN, D, and S should not exceed V+ or V-, even with the power off.
- Switch leakage is from each analog switch terminal to V+ or V-, not to other switch terminals.

Operation with Supply Voltages Other than $\pm 15V$

Using supply voltages other than $\pm 15V$ will reduce the analog signal range. The DG444/DG445 switches oper-

ate with $\pm 4.5V$ to $\pm 20V$ bipolar supplies or with a $+10V$ to $+30V$ single supply; connect V- to 0V when operating with a single supply. Also, all device types can operate with unbalanced supplies such as $+24V$ and $-5V$. VL must be connected to $+5V$ to be TTL compatible, or to V+ for CMOS-logic level inputs. The *Typical Operating Characteristics* graphs show typical on-resistance with $\pm 20V$, $\pm 15V$, $\pm 10V$, and $\pm 5V$ supplies. (Switching times increase by a factor of two or more for operation at $\pm 5V$.)

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by VL, V-, and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V+ and V- should not exceed +44V.




Figure 1. Overvoltage Protection Using External Blocking Diodes





Figure 2. Switching Time



Improved, Quad, SPST Analog Switches




Figure 3. Charge Injection




Figure 4. Off-Isolation Rejection Ratio




Figure 5. Crosstalk




Figure 6. Source/Drain Off-Capacitance





Figure 7. Source/Drain On-Capacitance

Improved, Quad, SPST Analog Switches

Pin Configurations/Functional Diagrams (continued)



Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE |
|----------------|----------------|-------------------------|
| DG444ETE | -40°C to +85°C | 16 Thin QFN (5mm x 5mm) |
| DG445CJ | 0°C to +70°C | 16 Plastic DIP |
| DG445CY | 0°C to +70°C | 16 Narrow SO |
| DG445C/D | 0°C to +70°C | Dice* |
| DG445DJ | -40°C to +85°C | 16 Plastic DIP |
| DG445DY | -40°C to +85°C | 16 Narrow SO |
| DG445ETE | -40°C to +85°C | 16 Thin QFN (5mm x 5mm) |

*Contact factory for dice specifications.

Improved, Quad, SPST Analog Switches

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

