

Improved, Quad, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

(Voltage Referenced to V-)

V+44V
GND25V
VL(GND - 0.3V) to (V+ + 0.3V)
Digital Inputs VS, VD (Note 1).....(V- - 2V) to (V+ + 2V) or 30mA
(whichever occurs first)

Continuous Current (any terminal)30mA

Peak Current, S or D (pulsed at 1ms, 10% duty cycle max) .100mA

Continuous Power Dissipation (TA = +70°C)

6-Pin Narrow SO (derate 8.70mW/°C above +70°C) ...696mW

16-Pin PDIP (derate 10.53mW/°C above +70°C).....842mW

16-Pin Thin QFN (derate 33.3mW/°C above +70°C) ..2667mW

Operating Temperature Ranges

DG444C/DG445C0°C to +70°C

DG444D, E/DG445D, E-40°C to +85°C

Storage Temperature Range-65°C to +150°C

Lead Temperature (soldering, 10s)+300°C

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = 15V, V- = -15V, VL = 5V, GND = 0, VINH = 2.4V, VINL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN		TYP (Note 2)	MAX	UNITS
SWITCH								
Analog Signal Range	V _{ANALOG}	(Note 3)		-15			+15	V
Drain-Source On-Resistance	R _{DS(ON)}	V ₊ = 13.5V, V ₋ = -13.5V, V _D = ±8.5V, I _S = -10mA	T _A = +25°C	50			85	Ω
			T _A = T _{MIN} to T _{MAX}			100		
On-Resistance Match Between Channels (Note 4)	ΔR _{DS(ON)}	V _D = ±10V, I _S = -10mA	T _A = +25°C				4	Ω
			T _A = T _{MIN} to T _{MAX}			5		
On-Resistance Flatness (Note 4)	R _{FLAT(ON)}	V _D = ±5V, I _S = -10mA	T _A = +25°C				9	Ω
			T _A = T _{MIN} to T _{MAX}			15		
Source Leakage Current (Note 5)	I _{S(OFF)}	V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ∓15.5V	T _A = +25°C	-0.50	+0.01		+0.50	nA
			T _A = T _{MIN} to T _{MAX}	-5		+5		
Drain Off-Leakage Current (Note 5)	I _{D(OFF)}	V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ∓15.5V	T _A = +25°C	-0.50	+0.01		+0.50	nA
			T _A = T _{MIN} to T _{MAX}	-5		+5		
Drain On-Leakage Current (Note 5)	I _{D(ON)} or I _{S(ON)}	V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V	T _A = +25°C	-0.50	+0.08		+0.50	nA
			T _A = T _{MIN} to T _{MAX}	-10		+10		
INPUT								
Input Current with Input Voltage High	I _{INH}	V _{IN} = 2.4V, all others = 0.8V		-0.5	-0.00001		+0.5	μA
Input Current with Input Voltage Low	I _{INL}	V _{IN} = 0.8V, all others = 2.4V		-0.5	-0.00001		+0.5	μA

Improved, Quad, SPST Analog Switches

DG444/DG445

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V₊ = 15V, V₋ = -15V, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
SWITCH						
Power-Supply Range	V ₊ , V ₋		±4.5		±20.0	V
Positive Supply Current	I ₊	All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V	T _A = +25°C -1	-0.001	+1	μA
		T _A = T _{MIN} to T _{MAX}	-5		+5	
Negative Supply Current	I ₋	All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V	T _A = +25°C -1	-0.0001	+1	μA
		T _A = T _{MIN} to T _{MAX}	-5		+5	
Logic Supply Current	I _L	All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V	T _A = +25°C -1	-0.001	+1	μA
		T _A = T _{MIN} to T _{MAX}	-5		+5	
Ground Current	I _{GND}	All channels on or off, V ₊ = 16.5V, V ₋ = -16.5V, V _{IN} = 0V or 5V	T _A = +25°C -1	-0.0001	+1	μA
		T _A = T _{MIN} to T _{MAX}	-5		+5	
INPUT						
Turn-On Time	t _{ON}	V _S = ±10V, Figure 2	T _A = +25°C	150	250	ns
Turn-Off Time	t _{OFF}	DG444, V _S = ±10V, Figure 2	T _A = +25°C	90	120	ns
		DG445, V _S = ±10V, Figure 2	T _A = +25°C	110	170	ns
Charge Injection (Note 3)	Q	C _L = 1nF, V _{GEN} = 0, R _{GEN} = 0Ω, Figure 3	T _A = +25°C	5	10	pC
Off-Isolation Rejection Ratio (Note 6)	OIRR	R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 4	T _A = +25°C	60		dB
Crosstalk (Note 7)		R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 5	T _A = +25°C	100		dB
Source Off-Capacitance	C _{S(OFF)}	f = 1MHz, Figure 6	T _A = +25°C	4		pF
Drain Off-Capacitance	C _{D(OFF)}	f = 1MHz, Figure 6	T _A = +25°C	4		pF
Source On-Capacitance	C _{S(ON)}	f = 1MHz, Figure 7	T _A = +25°C	16		pF
Drain On-Capacitance	C _{D(ON)}	f = 1MHz, Figure 7	T _A = +25°C	16		pF

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single Supply

($V_+ = 12V$, $V_- = 0$, $V_L = 5V$, $GND = 0$, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SWITCH							
Analog Signal Range	V _{ANALOG}	(Note 3)		0		12	V
Drain-Source On-Resistance	R _{DS(ON)}	V ₊ = 10.8V; V _L = 5.25V; V _D = 3V, 8V; I _S = -10mA	T _A = +25°C	100		160	Ω
			T _A = T _{MIN} to T _{MAX}			200	
SUPPLY							
Power-Supply Range	V ₊ , V ₋			10.8		24.0	V
Power-Supply Current	I ₊	All channels on or off, V _{IN} = 0V or 5V	T _A = +25°C	-1	+0.001	+1	μA
			T _A = T _{MIN} to T _{MAX}	-5		+5	
Negative Supply Current	I ₋	All channels on or off, V _{IN} = 0V or 5V	T _A = +25°C	-1	-0.0001	+1	μA
			T _A = T _{MIN} to T _{MAX}	-5		+5	
Logic Supply Current	I _L	All channels on or off, V _{IN} = 0V or 5V	T _A = +25°C	-1	+0.001	+1	μA
			T _A = T _{MIN} to T _{MAX}	-5		+5	
Ground Current	I _{GND}	All channels on or off, V _{IN} = 0V or 5V	T _A = +25°C	-1	-0.0001	+1	μA
			T _A = T _{MIN} to T _{MAX}	-5		+5	
DYNAMIC							
Turn-On Time	t _{ON}	V _S = 8V, Figure 2	T _A = +25°C	300		400	ns
Turn-Off Time	t _{OFF}	V _S = 8V, Figure 2	T _A = +25°C	60		200	ns
Charge Injection (Note 3)	Q	C _L = 1nF, V _{GEN} = 0, R _{GEN} = 0Ω, Figure 3	T _A = +25°C	5		10	pC

Note 2: Typical values are for **design aid only**, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Guaranteed by design.

Note 4: On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog signal range.

Note 5: Leakage parameters $I_{S(OFF)}$, $I_{D(OFF)}$, $I_{D(ON)}$, and $I_{S(ON)}$ are 100% tested at the maximum rated hot temperature and guaranteed at $+25^\circ C$.


Note 6: Off-Isolation Rejection Ratio = $20\log(V_D/V_S)$, V_D = output, V_S = input to off switch.

Note 7: Between any two switches.


Typical Operating Characteristics

($T_A = +25^\circ C$, unless otherwise noted.)


ON-LEAKAGE CURRENTS



OFF-LEAKAGE CURRENTS



SWITCHING THRESHOLD vs. BIPOLAR SUPPLY VOLTAGE




Improved, Quad, SPST Analog Switches

Typical Operating Characteristics


($T_A = +25^\circ\text{C}$, unless otherwise noted.)

DG4444/DG4445


ON-RESISTANCE vs. V_D AND UNIPOLAR-SUPPLY VOLTAGE




ON-RESISTANCE vs. V_D AND BIPOLAR-SUPPLY VOLTAGE




ON-RESISTANCE vs. V_D , BIPOLAR-SUPPLY VOLTAGE AND TEMPERATURE




ON-RESISTANCE vs. V_D , UNIPOLAR-SUPPLY VOLTAGE AND TEMPERATURE




SWITCHING TIME vs. BIPOLAR-SUPPLY VOLTAGE




SWITCHING TIME vs. UNIPOLAR-SUPPLY VOLTAGE



CHARGE INJECTION vs. V_D VOLTAGE



CHARGE INJECTION vs. V_D VOLTAGE



Improved, Quad, SPST Analog Switches

Pin Description

PIN		NAME	FUNCTION
DIP/SO	THIN QFN		
1, 16, 9, 8	15, 14, 7, 6	IN1–IN4	Logic Control Inputs
2, 15, 10, 7	16, 13, 8, 5	D1–D4	Drain Outputs
3, 14, 11, 6	1, 12, 9, 4	S1–S4	Source Outputs
4	2	V-	Negative-Supply Voltage Input
5	3	GND	Ground
12	10	VL	Logic-Supply Voltage Input
13	11	V+	Positive-Supply-Voltage Input—Connected to Substrate
—	EP	PAD	Exposed Pad Connect Pad to V+

Applications Information

General Operation

- Switches are open when power is off.
- IN, D, and S should not exceed V+ or V-, even with the power off.
- Switch leakage is from each analog switch terminal to V+ or V-, not to other switch terminals.

Operation with Supply Voltages Other than ±15V

Using supply voltages other than ±15V will reduce the analog signal range. The DG444/DG445 switches oper-

ate with ±4.5V to ±20V bipolar supplies or with a +10V to +30V single supply; connect V- to 0V when operating with a single supply. Also, all device types can operate with unbalanced supplies such as +24V and -5V. VL must be connected to +5V to be TTL compatible, or to V+ for CMOS-logic level inputs. The *Typical Operating Characteristics* graphs show typical on-resistance with ±20V, ±15V, ±10V, and ±5V supplies. (Switching times increase by a factor of two or more for operation at ±5V.)

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by VL, V-, and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V+ and V- should not exceed +44V.




Figure 1. Overvoltage Protection Using External Blocking Diodes




Figure 2. Switching Time

Improved, Quad, SPST Analog Switches

DG444/DG445




Figure 3. Charge Injection




Figure 4. Off-Isolation Rejection Ratio




Figure 5. Crosstalk




Figure 6. Source/Drain Off-Capacitance





Figure 7. Source/Drain On-Capacitance

Improved, Quad, SPST Analog Switches

Pin Configurations/Functional Diagrams (continued)



Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
DG444ETE	-40°C to +85°C	16 Thin QFN (5mm x 5mm)
DG445CJ	0°C to +70°C	16 Plastic DIP
DG445CY	0°C to +70°C	16 Narrow SO
DG445C/D	0°C to +70°C	Dice*
DG445DJ	-40°C to +85°C	16 Plastic DIP
DG445DY	-40°C to +85°C	16 Narrow SO
DG445ETE	-40°C to +85°C	16 Thin QFN (5mm x 5mm)


*Contact factory for dice specifications.

Improved, Quad, SPST Analog Switches

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


DG444/DG445



Improved, Quad, SPST Analog Switches

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMMON DIMENSIONS												
PKG. SYMBOL	16L 5x5			20L 5x5			28L 5x5			32L 5x5		
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A3	0.20 REF.			0.20 REF.			0.20 REF.			0.20 REF.		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.25	0.30	0.35	0.25	0.30	0.35
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
e	0.80 BSC.			0.65 BSC.			0.50 BSC.			0.50 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
L1	-	-	-	-	-	-	-	-	-	-	-	-
N	16			20			28			32		
ND	4			5			7			8		
NE	4			5			7			8		
JEDEC	WHHB			WHHC			WHHD-1			WHHD-2		

NOTES:

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1, T2855-3 AND T2855-6.
- WARPAGE SHALL NOT EXCEED 0.10 mm.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS												
PKG. CODES	D2			E2			L	DOWN BONDS ALLOWED				
T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	YES				
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				
T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	YES				
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y				
T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	±0.15	NO				
T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	±0.15	NO				
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	±0.15	YES				
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	±0.15	YES				
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	±0.15	NO				
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	±0.15	NO				
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	±0.15	YES				
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y				
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	±0.15	N				
T3255-2	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	YES				
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	±0.15	NO				

DALLAS SEMICONDUCTOR MAXIM

TITLE PACKAGE OUTLINE.

16, 20, 28, 32L THIN QFN, 5x5x0.8mm

APPROVAL DOCUMENT CONTROL NO. 21-0140 REV. G 1/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.