

CY2292

Three-PLL General-Purpose EPROM-Programmable Clock Generator

Features

- Three integrated phase locked loops (PLLs)
- Erasable programmable read only memory (EPROM) programmability
- Factory programmable (CY2292) or field programmable (CY2292F) device options
- Low-skew, low-jitter, high accuracy outputs
- Power management options (shutdown, OE, suspend)
- Frequency select option
- Smooth slewing on CPUCLK
- Configurable 3.3 V or 5 V operation
- 16-pin small-outline integrated circuit (SOIC) package (CY2292F also in TSSOP)

Benefits


- Generates up to three custom frequencies from one external source
- Easy customization and fast turnaround
- Programming support available for all opportunities
- Supports low power applications
- Eight user selectable frequencies on CPU PLL
- Allows downstream PLLs to stay locked on CPUCLK output
- Industry standard packaging saves on board space

Functional Description

For a complete list of related documentation, click here.

Part Number	Input Frequency Range	Output Frequency Range	Specifics
CY2292SC, SL, SXC, SXL	10 MHz to 25 MHz (external crystal)	76.923 kHz to 100 MHz (5 V)	Factory programmable
	1 MHz to 30 MHz (reference clock)	76.923 kHz to 80 MHz (3.3 V)	Commercial temperature
CY2292SI, SXI	10 MHz to 25 MHz (external crystal)	76.923 kHz to 90 MHz (5 V)	Factory programmable
	1 MHz to 30 MHz (reference clock)	76.923 kHz to 66.6 MHz (3.3 V)	Industrial temperature
CY2292F, FXC, FZX	10 MHz to 25 MHz (external crystal)	76.923 kHz to 90 MHz (5 V)	Field programmable
	1 MHz to 30 MHz (reference clock)	76.923 kHz to 66.6 MHz (3.3 V)	Commercial temperature
CY2292FXI, FZXI	10 MHz to 25 MHz (external crystal)	76.923 kHz to 80 MHz (5 V)	Field programmable
	1 MHz to 30 MHz (reference clock)	76.923 kHz to 60.0 MHz (3.3 V)	Industrial temperature

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-07449 Rev. *M

Selector Guide



Contents


Pinouts	3
Pin Definitions	3
Operation	4
Output Configuration	4
Power Saving Features	4
CyClocks Software	4
Cypress FTG Programmer	4
Custom Configuration Request Procedure	4
Maximum Ratings	5
Operating Conditions	5
Electrical Characteristics	6
Electrical Characteristics	6
Electrical Characteristics	7
Electrical Characteristics	7
Test Circuit	8
Switching Characteristics	
Switching Characteristics	10
Switching Characteristics	11

Switching Characteristics	12
Switching Waveforms	
Ordering Information	
Possible Configurations	
Ordering Code Definitions	
Package Characteristics	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Pinouts

Figure 1. 16-pin SOIC / TSSOP pinout



Pin Definitions

Name	Pin Number	Description
CLKC	1	Configurable clock output C.
V _{DD}	2, 14	Voltage supply.
GND	3, 11	Ground.
XTALIN ^[1]	4	Reference crystal input or external reference clock input.
XTALOUT ^[1, 2]	5	Reference crystal feedback.
XBUF	6	Buffered reference clock output.
CLKD	7	Configurable clock output D.
CPUCLK	8	CPU frequency clock output.
CLKB	9	Configurable clock output B.
CLKA	10	Configurable clock output A.
S0	12	CPU clock select input, bit 0.
S1	13	CPU clock select input, bit 1.
S2/SUSPEND	15	CPU clock select input, bit 2. Optionally enables suspend feature when LOW.
SHUTDOWN/OE	16	Places outputs in tristate ^[3] condition and shuts down chip when LOW. Optionally, only places outputs in tristate ^[3] condition and does not shut down chip when LOW.

Notes

For best accuracy, use a parallel-resonant crystal, C_{LOAD} ≈ 17 pF or 18 pF.
 Float XTALOUT pin if XTALIN is driven by reference clock (as opposed to crystal).
 The CY2292 has weak pull downs on all outputs. Hence, when a tristate condition is forced on the outputs, the output pins are pulled low.



Operation

The CY2292 is a third-generation family of clock generators. The CY2292 is upwardly compatible with the industry standard ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock generation needs of modern motherboards and other synchronous systems.

All parts provide a highly configurable set of clocks for PC motherboard applications. Each of the four configurable clock outputs (CLKA–CLKD) can be assigned 1 of 30 frequencies in any combination. Multiple outputs configured for the same or related frequencies have low (less than 500 ps) skew, in effect providing on-chip buffering for heavily loaded signals.

The CY2292 can be configured for either 5 V or 3.3 V operation. The internal ROM tables use EPROM technology, allowing full customization of output frequencies. The reference oscillator is designed for 10 MHz to 25 MHz crystals, providing additional flexibility. No external components are required with this crystal. Alternatively, an external reference clock of frequency between 1 MHz and 30 MHz can be used.

Output Configuration

The CY2292 has four independent frequency sources on-chip. These are the reference oscillator and three PLLs. Each PLL has a specific function. The system PLL (SPLL) provides fixed output frequencies on the configurable outputs. The SPLL offers the most output frequency divider options. The CPU PLL (CPLL) is controlled by the select inputs (S0–S2) to provide eight user-selectable frequencies with smooth slewing between frequencies. The utility PLL (UPLL) provides the most accurate clock. It is often used for miscellaneous frequencies not provided by the other frequency sources.

All configurations are EPROM programmable, providing short sample and production lead times.

Power Saving Features

The SHUTDOWN/OE input tristates the outputs when pulled LOW. If system shutdown is enabled, a LOW on this pin also shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the V_{DD} pins is less than 50 μ A (for commercial temperature or 100 μ A for industrial temperature). After leaving shutdown mode, the PLLs have to relock. All outputs have a weak pull down so that the outputs do not float when tristated.^[4]

The S2/SUSPEND input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a tristate condition.

The CPUCLK can slew (transition) smoothly between 20 MHz and the maximum output frequency (100 MHz at 5 V / 80 MHz at 3.3 V for commercial temperature parts or 90 MHz at 5 V / 66.6 MHz at 3.3 V for industrial temperature and for field-programmed parts). This feature is extremely useful in green applications, where reducing the frequency of operation can result in considerable power savings.

CyClocks Software

CyClocks[™] is an easy-to-use application that allows you to configure any one of the EPROM-programmable clocks offered by Cypress. Specify the input frequency, PLL and output frequencies, and different functional options. Note the output frequency ranges in this datasheet when specifying them in CyClocks to ensure that you stay within the limits. CyClocks also has a power calculation feature that allows you to see the power consumption of your specific configuration. CyClocks is a sub application located within the CyberClocks[™] software. You can download a copy of CyberClocks for free on the Cypress web site at http://www.cypress.com.

Cypress FTG Programmer

The Cypress frequency timing generator (FTG) programmer is a portable programmer designed to custom program our family of EPROM field programmable clock devices. The FTG programmer connects to a PC serial port and allow users of CyClocks software to quickly and easily program any of the CY2291F, CY2292F and CY2907F devices. The ordering code for the Cypress FTG Programmer is CY3670. An adapter, the CY3095, connects to the CY3670 and is required for programming the CY2292F.

Custom Configuration Request Procedure

The CY229x are EPROM-programmable devices that may be configured in the factory or in the field by a Cypress field application engineer (FAE). The output frequencies requested is matched as closely as the internal PLL divider and multiplier options allow. All custom requests must be submitted to your local Cypress FAE or sales representative. The method to use to request custom configurations is:

Use CyClocks software. This software automatically calculates the output frequencies that can be generated by the CY229x devices and provides a print-out of final pinout which can be submitted (in electronic or print format) to your local FAE or sales representative.

When the custom request is processed, you receive a part number with a 3-digit extension (for example, CY2292SC-128) specific to the frequencies and pinout of your device. This is the part number used for samples requests and production orders.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Supply voltage–0.5 V to +7.0 V
DC input voltage0.5 V to +7.0 V

Storage temperature -65 °C to +150 °C Maximum soldering temperature (10 sec) 260 °C Junction temperature 150 °C Package power dissipation750 mW Static discharge voltage (per MIL-STD-883, method 3015) 2000 V

Operating Conditions

Parameter ^[5]	Description	Part Numbers	Min	Max	Unit
V _{DD}	Supply voltage, 5.0 V operation	All	4.5	5.5	V
V _{DD}	Supply voltage, 3.3 V operation	All	3.0	3.6	V
T _A	Commercial operating temperature, ambient	CY2292 / CY2292F	0	70	°C
	Industrial operating temperature, ambient	CY2292I / CY2292FI	-40	85	°C
C _{LOAD}	Maximum load capacitance 5.0 V operation	All	-	25	pF
C _{LOAD}	Maximum load capacitance 3.3 V operation	All	-	15	pF
f _{REF}	External reference crystal	All	10.0	25.0	MHz
	External reference clock [6, 7, 8]	All	1	30	MHz

Notes

- Electrical parameters are guaranteed by design with these operating conditions, unless otherwise noted.
 External input reference clock must have a duty cycle between 40% and 60%, measured at V_{DD} / 2.
 Refer to white paper "Crystal Oscillator Topics" for information on AC-coupling the external input reference clock.
 The oscillator circuit is optimized for a crystal reference and for external reference clocks up to 20 MHz. For external reference clocks above 20 MHz, it is recommended that a 150 Ω pull up resistor to V_{DD} be connected to the Xout pin.



Electrical Characteristics

Commercial, 5.0 V

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{OH}	High level output voltage	I _{OH} = 4.0 mA	2.4	-	-	V
V _{OL}	Low level output voltage	I _{OL} = 4.0 mA	-	-	0.4	V
V _{IH}	High level input voltage ^[9]	Except crystal pins	2.0	-	-	V
V _{IL}	Low level input voltage ^[9]	Except crystal pins	-	-	0.8	V
I _{IH}	Input high current	$V_{IN} = V_{DD} - 0.5 V$	-	< 1	10	μA
IIL	Input low current	V _{IN} = +0.5 V	-	< 1	10	μA
I _{OZ}	Output leakage current	Tristate outputs	_	-	250	μA
IDD	V _{DD} supply current ^[10] commercial	V _{DD} = V _{DD} max, 5 V operation	-	75	100	mA
I _{DDS}	V _{DD} power supply current in shutdown mode [^{10]}	Shutdown active	_	10	50	μA

Electrical Characteristics

Commercial, 3.3 V

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{OH}	High level output voltage	I _{OH} = 4.0 mA	2.4	-	_	V
V _{OL}	Low level output voltage	I _{OL} = 4.0 mA	-	-	0.4	V
V _{IH}	High level input voltage ^[9]	Except crystal pins	2.0	-	_	V
V _{IL}	Low level input voltage [9]	Except crystal pins	-	-	0.8	V
I _{IH}	Input high current	$V_{IN} = V_{DD} - 0.5 V$	-	< 1	10	μA
IIL	Input low current	V _{IN} = +0.5 V	-	< 1	10	μA
I _{OZ}	Output leakage current	Tristate outputs	-	-	250	μA
I _{DD}	V _{DD} supply current ^[10] commercial	V _{DD} = V _{DD} max, 3.3 V operation	_	50	65	mA
I _{DDS}	V _{DD} power supply current in shutdown mode ^[10]	Shutdown active	-	10	50	μA

Notes
9. Xtal inputs have CMOS thresholds.
10. Load = Max, V_{IN} = 0 V or V_{DD}, Typical (-104) configuration, CPUCLK = 66 MHz. Other configurations vary. Power can be approximated by the following formula (multiply by 0.65 for 3 V operation): I_{DD} = 10 + 0.06•(F_{CPLL} + F_{UPLL} + 2•F_{SPLL}) + 0.27•(F_{CLKA} + F_{CLKB} + F_{CLKC} + F_{CLKD} + F_{CPUCLK} + F_{XBUF}).



Electrical Characteristics

Industrial, 5.0 V

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{OH}	High level output voltage	I _{OH} = 4.0 mA	2.4	-	-	V
V _{OL}	Low level output voltage	I _{OL} = 4.0 mA	-	-	0.4	V
V _{IH}	High level input voltage [11]	Except crystal pins	2.0	-	_	V
V _{IL}	Low level input voltage [11]	Except crystal pins	-	-	0.8	V
I _{IH}	Input high current	$V_{IN} = V_{DD} - 0.5 V$	-	< 1	10	μA
IIL	Input low current	V _{IN} = +0.5 V	-	< 1	10	μA
I _{OZ}	Output leakage current	Tristate outputs	-	-	250	μA
I _{DD}	V _{DD} supply current ^[12] industrial	$V_{DD} = V_{DD}$ max, 5 V operation	-	75	110	mA
I _{DDS}	V _{DD} power supply current in shutdown mode ^[12]	Shutdown active	-	10	100	μA

Electrical Characteristics

Industrial, 3.3 V

Parameter	Description	Conditions	Min	Тур	Мах	Unit
V _{OH}	High level output voltage	I _{OH} = 4.0 mA	2.4	-	_	V
V _{OL}	Low level output voltage	I _{OL} = 4.0 mA	-	-	0.4	V
V _{IH}	High level input voltage ^[11]	Except crystal pins	2.0	-	_	V
V _{IL}	Low level input voltage [11]	Except crystal pins	-	-	0.8	V
I _{IH}	Input high current	$V_{IN} = V_{DD} - 0.5 V$	-	< 1	10	μA
IIL	Input low current	V _{IN} = +0.5 V	-	< 1	10	μA
I _{OZ}	Output leakage current	Tristate outputs	-	-	250	μA
I _{DD}	V _{DD} supply current ^[12] industrial	$V_{DD} = V_{DD}$ max, 3.3 V operation	-	50	70	mA
I _{DDS}	V _{DD} power supply current in shutdown mode ^[12]	Shutdown active	-	10	100	μA


Notes

11. Xtal inputs have CMOS thresholds.
 12. Load = Max, V_{IN} = 0 V or V_{DD}, Typical (-104) configuration, CPUCLK = 66 MHz. Other configurations vary. Power can be approximated by the following formula (multiply by 0.65 for 3 V operation): I_{DD} = 10 + 0.06•(F_{CPLL} + F_{UPLL} + 2•F_{SPLL}) + 0.27•(F_{CLKA} + F_{CLKB} + F_{CLKC} + F_{CLKD} + F_{CPUCLK} + F_{XBUF}).



Test Circuit

Figure 2. Test Circuit





Commercial, 5.0 V

Parameter	Name	Desc	ription	Min	Тур	Max	Unit
t ₁	Output period	Clock output range, 5 V operation	CY2292SC, SXC	10 (100 MHz)	-	13000 (76.923 kHz)	ns
			CY2292F, FXC, FZX	11.1 (90 MHz)	-	13000 (76.923 kHz) 13000 (76.923 kHz) 60 55 5 4 15 15 0.5 20.0 1 1 1 500 350 50	ns
	Output duty cycle ^[13]	Duty cycle for outputs f _{OUT} ≥ 66 MHz	, defined as $t_2 \div t_1^{[14]}$	40	50	60	%
		Duty cycle for outputs f _{OUT} < 66 MHz	, defined as $t_2 \div t_1^{[14]}$	45	50	55	%
t ₃	Rise time	Output clock rise time	[15]	-	3	5	ns
t ₄	Fall time	Output clock fall time [[]	15]	-	2.5	4	ns
t ₅	Output disable time	Time for output to ent SHUTDOWN/OE goe		-	10	15	ns
t ₆	Output enable time	Time for output to lear SHUTDOWN/OE goe	ve tristate mode after s HIGH	_	10	15	ns
t ₇	Skew	Skew delay between a outputs [14, 16]	Skew delay between any identical or related		< 0.25	0.5	ns
t ₈	CPUCLK slew	Frequency transition I	rate	1.0	-	20.0	MHz/ ms
t _{9A}	Clock jitter ^[16]	Peak-to-peak period ji percentage of clock p	tter (t _{9A} max – t _{9A} min), eriod (f _{OUT} <u>≤</u> 4 MHz)	_	< 0.5	1	%
t _{9B}	Clock jitter ^[16]	Peak-to-peak period ji (4 MHz <u><</u> f _{OUT} <u>≤</u> 16 M	itter (t _{9B} max – t _{9B} min) IHz)	_	< 0.7	1	ns
t _{9C}	Clock jitter ^[16]	Peak-to-peak period jitt (16 MHz < f _{OUT} <u><</u> 50 M		_	< 400	500	ps
t _{9D}	Clock jitter ^[16]	Peak-to-peak period j	itter (f _{OUT} > 50 MHz)	-	< 250	350	ps
t _{10A}	Lock time for CPLL	Lock time from power	-up	-	< 25	50	ms
t _{10B}	Lock time for UPLL and SPLL	Lock time from power	-up	-	< 0.25	1	ms
	Slew limits	CPU PLL slew limits	CY2292SC, SXC	20	_	100	MHz
			CY2292F, FXC, FZX	20	_	(76.923 kHz) 0 60 0 55 3 5 5 4 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 50 0.5 1 0.7 1 00 500 25 50 .25 1	MHz

Notes 13. XBUF duty cycle depends on XTALIN duty cycle. 14. Measured at 1.4 V.

Historic detwork of the second second



Commercial, 3.3 V

Parameter	Name	Desc	ription	Min	Тур	Мах	Unit
t ₁	Output period	Clock output range, 3.3 V operation	CY2292SL, SXL	12.5 (80 MHz)	-	13000 (76.923 kHz)	ns
			CY2292F, FXC, FZX	15 (66.6 MHz)	-	13000 (76.923 kHz) 13000 (76.923 kHz) 60 55 5 4 15 0.5 20.0 1 1 500 350 50 1	ns
	Output duty cycle ^[17]	Duty cycle for outputs f _{OUT} ≥ 66 MHz	, defined as $t_2 \div t_1^{[18]}$	40	50	60	%
		Duty cycle for outputs f _{OUT} < 66 MHz	, defined as $t_2 \div t_1^{[18]}$	45	50	55	%
t ₃	Rise time	Output clock rise time	[19]	-	3	5	ns
t ₄	Fall time	Output clock fall time [[]	19]	-	2.5	4	ns
t ₅	Output disable time	Time for output to ent SHUTDOWN/OE goe		_	10	15	ns
t ₆	Output enable time	Time for output to lear SHUTDOWN/OE goe		_	10	15	ns
t ₇	Skew	Skew delay between a outputs [18, 20]	Skew delay between any identical or related		< 0.25	0.5	ns
t ₈	CPUCLK slew	Frequency transition	requency transition rate		-	20.0	MHz/ ms
t _{9A}	Clock jitter ^[20]	Peak-to-peak period ji percentage of clock p	tter (t _{9A} max – t _{9A} min), eriod (f _{OUT} ≤ 4 MHz)	_	< 0.5	1	%
t _{9B}	Clock jitter ^[20]	Peak-to-peak period ji (4 MHz <u><</u> f _{OUT} <u><</u> 16 M	itter (t _{9B} max – t _{9B} min) IHz)	_	< 0.7	1	ns
t _{9C}	Clock jitter ^[20]	Peak-to-peak period jitte (16 MHz < f _{OUT} <u><</u> 50 M		_	< 400	500	ps
t _{9D}	Clock jitter ^[20]	Peak-to-peak period j	itter (f _{OUT} > 50 MHz)	_	< 250	350	ps
t _{10A}	Lock time for CPLL	Lock time from power	Lock time from power-up		< 25	50	ms
t _{10B}	Lock time for UPLL and SPLL	Lock time from power	-up	_	< 0.25	1	ms
	Slew limits	CPU PLL slew limits	CY2292SL, SXL	20	-	80	MHz
			CY2292F, FXC, FZX	20	_	66.6	MHz

 Notes

 17. XBUF duty cycle depends on XTALIN duty cycle.

 18. Measured at 1.4 V.

 19. Measured between 0.4 V and 2.4 V.

 20. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit.



Industrial, 5.0 V

Parameter	Name	Desc	ription	Min	Тур	Мах	Unit
t ₁	Output period	Clock output range, 5 V operation	CY2292SI, SXI	11.1 (90 MHz)	_	13000 (76.923 kHz)	ns
			CY2292FXI, FZXI	12.5 (80 MHz)	-	13000 (76.923 kHz)	ns
	Output duty cycle ^[21]	Duty cycle for outputs f _{OUT} ≥ 66 MHz	, defined as $t_2 \div t_1^{[22]}$	40	50	60	%
		Duty cycle for outputs f _{OUT} < 66 MHz	, defined as $t_2 \div t_1^{[22]}$	45	50	55	%
t ₃	Rise time	Output clock rise time	[23]	-	3	5	ns
t ₄	Fall time	Output clock fall time [[]	23]	-	2.5	4	ns
t ₅	Output disable time	Time for output to ent SHUTDOWN/OE goe		_	10	15	ns
t ₆	Output enable time	Time for output to lear SHUTDOWN/OE goe	_	10	15	ns	
t ₇	Skew	Skew delay between a outputs ^[22, 24]	_	< 0.25	0.5	ns	
t ₈	CPUCLK slew	Frequency transition I	1.0	-	20.0	MHz/ ms	
t _{9A}	Clock jitter ^[24]	Peak-to-peak period ji percentage of clock p	_	< 0.5	1	%	
t _{9B}	Clock jitter ^[24]	Peak-to-peak period ji (4 MHz <u><</u> f _{OUT} <u><</u> 16 M	_	< 0.7	1	ns	
t _{9C}	Clock jitter ^[28]	Peak-to-peak period jitte MHz)	_	< 400	500	ps	
t _{9D}	Clock jitter ^[28]	Peak-to-peak period j	itter (f _{OUT} > 50 MHz)	-	< 250	350	ps
t _{10A}	Lock time for CPLL	Lock time from power	_	< 25	50	ms	
t _{10B}	Lock time for UPLL and Lock time from power-up		-up	-	< 0.25	1	ms
	Slew limits	CPU PLL slew limits	CY2292SI, SXI	20	-	90	MHz
			CY2292FXI, FZXI	20	-	80	MHz

Notes

21. XBUF duty cycle depends on XTALIN duty cycle.
22. Measured at 1.4 V.
23. Measured between 0.4 V and 2.4 V.
24. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit.



Industrial, 3.3 V


Parameter	Name	Desc	ription	Min	Тур	Мах	Unit
t ₁	Output period	Clock output range, 3.3 V operation	CY2292SI, SXI	15 (66.6 MHz)	_	13000 (76.923 kHz)	ns
			CY2292FXI, FZXI	16.66 (60 MHz)	-	13000 (76.923 kHz)	ns
	Output duty cycle ^[25]	Duty cycle for outputs f _{OUT} ≥ 66 MHz	, defined as $t_2 \div t_1^{[26]}$	40	50	60	%
		Duty cycle for outputs f _{OUT} < 66 MHz	, defined as $t_2 \div t_1^{[26]}$	45	50	55	%
t ₃	Rise time	Output clock rise time	[27]	-	3	5	ns
t ₄	Fall time	Output clock fall time [[]	27]	-	2.5	4	ns
t ₅	Output disable time	Time for output to ent SHUTDOWN/OE goe		_	10	15	ns
t ₆	Output enable time	Time for output to lear SHUTDOWN/OE goe	_	10	15	ns	
t ₇	Skew	Skew delay between a outputs ^[26, 28]	_	< 0.25	0.5	ns	
t ₈	CPUCLK slew	Frequency transition	1.0	-	20.0	MHz/ ms	
t _{9A}	Clock jitter ^[28]	Peak-to-peak period ji percentage of clock p	_	< 0.5	1	%	
t _{9B}	Clock jitter ^[28]	Peak-to-peak period ji (4 MHz <u><</u> f _{OUT} <u><</u> 16 M	_	< 0.7	1	ns	
t _{9C}	Clock jitter ^[28]	Peak-to-peak period j (16 MHz < f _{OUT} <u><</u> 50 l	_	< 400	500	ps	
t _{9D}	Clock jitter ^[28]	Peak-to-peak period j (f _{OUT} > 50 MHz)	_	< 250	350	ps	
t _{10A}	Lock time for CPLL	Lock time from power	_	< 25	50	ms	
t _{10B}	Lock time for UPLL and SPLL	UPLL and Lock time from power-up		_	< 0.25	1	ms
	Slew limits	CPU PLL slew limits	CY2292SI, SXI	20	_	66.6	MHz
			CY2292FXI, FZXI	20	-	60	MHz

Notes
25. XBUF duty cycle depends on XTALIN duty cycle.
26. Measured at 1.4 V.
27. Measured between 0.4 V and 2.4 V.
28. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit.

Switching Waveforms

YPRESS

Figure 3. All Outputs, Duty Cycle and Rise / Fall Time








Figure 5. CLK Outputs Jitter and Skew





Figure 6. CPU Frequency Change



Note 29. The CY2292 has weak pull downs on all outputs. Hence, when a tristate condition is forced on the outputs, the output pins are pulled low.



Ordering Information


Ordering Code	Package Type	Operating Range	Operating Voltage			
Pb-free						
CY2292FXC	16-pin SOIC	Commercial, 0 °C to 70 °C	3.3 V or 5.0 V			
CY2292FXCT	16-pin SOIC – Tape and Reel	Commercial, 0 °C to 70 °C	3.3 V or 5.0 V			
CY2292FXI	16-pin SOIC	Industrial, –40 °C to 85 °C	3.3 V or 5.0 V			
CY2292FXIT	16-pin SOIC – Tape and Reel	Industrial, –40 °C to 85 °C	3.3 V or 5.0 V			
CY2292FZX	16-pin TSSOP	Commercial, 0 °C to 70 °C	3.3 V or 5.0 V			
CY2292FZXT	16-pin TSSOP – Tape and Reel	Commercial, 0 °C to 70 °C	3.3 V or 5.0 V			
CY2292FZXI	16-pin TSSOP	Industrial, –40 °C to 85 °C	3.3 V or 5.0 V			
CY2292FZXIT	16-pin TSSOP – Tape and Reel	Industrial, –40 °C to 85 °C	3.3 V or 5.0 V			
Programmer			·			
CY3670	FTG Clock Programmer	FTG Clock Programmer				
CY3095	Adapter for programming the CY	Adapter for programming the CY2292F on the CY3670				

Possible Configurations

Some product offerings are factory programmed customer specific devices with customized part numbers. This table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or Sales Representative for more information.

Ordering Code Package Type		Operating Range	Operating Voltage
Pb-free		·	
CY2292SXC-xxx	16-pin SOIC	Commercial, 0 °C to 70 °C	5.0 V
CY2292SXC-xxxT	16-pin SOIC – Tape and Reel	Commercial, 0 °C to 70 °C	5.0 V
CY2292SXL-xxx	16-pin SOIC	Commercial, 0 °C to 70 °C	3.3 V
CY2292SXI-xxx	16-pin SOIC	Industrial, –40 °C to 85 °C	3.3 V or 5.0 V
CY2292SXI-xxxT	16-pin SOIC – Tape and Reel	Industrial, –40 °C to 85 °C	3.3 V or 5.0 V

Ordering Code Definitions







Package Characteristics

Package	θ JA (°C/W)	θ _{JC} (°C/W)	Transistor Count
16-pin SOIC	83	19	9271
16-pin TSSOP	103	32	


Package Diagrams





51-85068 *E

Figure 8. 16-pin TSSOP 4.40 mm Body Z16.173/ZZ16.173 Package Outline, 51-85091





Acronyms

Acronym	Description
CPU	Central Processing Unit
CMOS	Complementary Metal Oxide Semiconductor
DC	Direct Current
EPROM	Erasable Programmable Read Only Memory
FAE	Field Application Engineer
FTG	Frequency Timing Group
OE	Output Enable
OSC	Oscillator
PD	Power Down
PLL	Phase Locked Loop
ROM	Read Only Memory
SOIC	Small Outline Integrated Circuit
TSSOP	Thin Shrunk Small Outline Package

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
kΩ	kilohm		
MHz	megahertz		
μA	microampere		
mA	milliampere		
ms	millisecond		
mW	milliwatt		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
ppm	parts per million		
ps	picosecond		
V	volt		





Document History Page

Document Document	Document Title: CY2292, Three-PLL General-Purpose EPROM-Programmable Clock Generator Document Number: 38-07449					
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	116993	DSG	07/01/02	Changed from Spec number: 38-00946 to 38-07449		
*A	119639	CKN	12/05/02	Updated Operation: Updated Power Saving Features: Replaced 8 MHz with 20 MHz.		
*В	277130	RGL	10/26/04	Updated Ordering Information: Updated part numbers.		
*C	395808	RGL	09/07/05	Updated Ordering Information: No change in part numbers. Minor Change: Fixed typo in the "Package Type" column.		
*D	2565316	AESA/ KVM	09/16/08	Updated CyClocks Software: Updated description. Updated Ordering Information: Updated part numbers. Replaced "Lead-Free" with "Pb-Free". Added Note "Not recommended for new designs." and referred in non Pb-free part numbers. Updated to new template.		
*E	2761988	KVM	09/10/09	Updated Selector Guide: Updated details in "Part Number" column. Removed the column "Outputs". Consolidated two rows. Updated Switching Characteristics: Updated details in "Description" column (Updated part number suffixes). Updated Ordering Information: No change in part numbers. Included Temperature Range values in "Operating Range" column. Minor Change: Fixed typo in the "Operating Range" column corresponding to part numbers CY2292FZXI and CY2292FZXIT.		
*F	2897775	KVM	03/23/10	Updated Ordering Information: Updated part numbers. Added Possible Configurations. Moved xxx parts from ordering information table to possible configurations table. Updated Package Diagrams.		
*G	2948137	KVM	06/09/10	Updated Pinouts: Updated Figure 1 (Updated title only (to include both SOIC and TSSOP)). Added Acronyms.		
*H	3010397	KVM	08/18/2010	Removed CY2071F related information in all instances across the document as CY2071F is obsolete. Updated Cypress FTG Programmer: Updated description. Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions.		



Document History Page (continued)

	Document Title: CY2292, Three-PLL General-Purpose EPROM-Programmable Clock Generator Document Number: 38-07449				
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*	3849272	PURU	12/21/2012	Removed "Understanding the CY2291 and CY2292" application note related information in all instances across the document. Updated Package Diagrams: spec 51-85068 – Changed revision from *C to *E. spec 51-85091 – Changed revision from *C to *D.	
*J	4161799	CINM	10/18/2013	Updated Package Characteristics: Added θ_{JA} and θ_{JC} values for 16-pin TSSOP package. Updated to new template. Completing Sunset Review.	
*K	4576237	AJU	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams.	
*L	5495659	XHT	10/26/2016	Updated to new template. Completing Sunset Review.	
*M	5986795	AESATP12	12/07/2017	Updated logo and copyright.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2002-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries to not otherwise have a written agreement with Cypress governing the use of the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hardware produce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.