

## CY14B256LA

# 256-Kbit (32 K × 8) nvSRAM


### Features

- 25 ns and 45 ns access times
- Internally organized as 32 K × 8 (CY14B256LA)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- Infinite read, write, and recall cycles
- 1 million STORE cycles to QuantumTrap
- 20-year data retention
- Single 3 V +20% to –10% operation
- Industrial temperature
- 44-pin thin small outline package (TSOP) Type II, 48-pin shrunk small outline package (SSOP), and 32-pin small-outline integrated circuit (SOIC) packages
- Pb-free and restriction of hazardous substances (RoHS) compliance

### **Functional Description**

The Cypress CY14B256LA is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 32 K bytes of 8 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operation) form the nonvolatile memory.

For a complete list of related documentation, click here.



Cypress Semiconductor Corporation Document Number: 001-54707 Rev. \*L

198 Champion Court

• San Jose, CA 95134-1709 • 408-943-2600

## Logic Block Diagram



## Contents

Pinouts	3
Pin Definitions	4
Device Operation	5
SRAM Read	5
SRAM Write	5
AutoStore Operation	5
Hardware STORE Operation	5
Hardware RECALL (Power-Up)	6
Software STORE	6
Software RECALL	6
Preventing AutoStore	7
Data Protection	7
Maximum Ratings	8
Operating Range	8
DC Electrical Characteristics	
Data Retention and Endurance	9
Capacitance	9
Thermal Resistance	9
AC Test Loads	10
AC Test Conditions	
AC Switching Characteristics	11

Switching Waveforms	11
AutoStore/Power-Up RECALL	
Switching Waveforms	
Software Controlled STORE/RECALL Cycle	
Switching Waveforms	
Hardware STORE Cycle	
Switching Waveforms	
Truth Table For SRAM Operations	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC <sup>®</sup> Solutions	
Cypress Developer Community	
Technical Support	



### **Pinouts**

Figure 1. 44-pin TSOP II / 48-pin SSOP pinout




Figure 2. 32-pin SOIC pinout

$\begin{array}{c c} V_{CAP} & 1 \\ A_{14} & 2 \\ A_{12} & 3 \\ A_7 & 4 \\ A_6 & 5 \\ A_5 & 6 \\ A_4 & 7 \\ A_3 & 8 \\ NC & 9 \\ A_2 & 10 \\ A_1 & 11 \\ A_0 & 12 \\ DQ_0 & 13 \\ DQ_1 & 14 \\ DQ_2 & 15 \\ V_{SS} & 16 \\ \end{array}$	(x8) Top View (not to scale)	32 V <sub>CC</sub> 31 HSB 30 WE 29 A <sub>13</sub> 28 A <sub>8</sub> 27 A <sub>9</sub> 26 A <sub>11</sub> 25 OE 24 NC 23 A <sub>10</sub> 22 CE 21 DQ <sub>7</sub> 20 DQ <sub>6</sub> 19 DQ <sub>5</sub> 18 DQ <sub>4</sub> 17 DQ <sub>3</sub>
--	------------------------------------	--

#### Notes

- 1. Address expansion for 1-Mbit. NC pin not connected to die.
- Address expansion for 2-Mbit. NC pin not connected to die. 2.
- Address expansion for 4-Mbit. NC pin not connected to die.
- Address expansion for 8-Mbit. NC pin not connected to die.
   Address expansion for 16-Mbit. NC pin not connected to die.



## **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>	Input	Address inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input/Output	Bidirectional data I/O lines. Used as input or output lines depending on operation.
WE	Input	Write enable input, active LOW. When the chip is enabled and WE is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output enable, active LOW. The active $\underline{L}OW \overline{OE}$ input enables the data output buffers during read cycles. I/O pins are tristated on deasserting $\overline{OE}$ HIGH.
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB	Input/Output	Hardware STORE busy (HSB). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (External pull-up resistor connection optional).
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No connect	No connect. This pin is not connected to the die.



## **Device Operation**

The CY14B256LA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B256LA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations. Refer to the Truth Table For SRAM Operations on page 16 for a complete description of read and write modes.

### SRAM Read

The CY14<u>B256LA performs a read cycle when CE and OE are</u> LOW and WE and HSB are HIGH. The address specified on pins A<sub>0-14</sub> determines which of the 32,768 data bytes each are accessed. When the read is initiated by an address transition, the outputs are valid <u>after</u> a delay of t<sub>AA</sub> (read cycle 1). If the read is initiated by CE or OE, the outputs are valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input pins. This remains valid until <u>another address</u> change or until CE or OE is brought HIGH, or WE or HSB is brought LOW.

### SRAM Write

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  are written into the memory if the data is valid  $t_{SD}$  before the end of a  $\overline{WE}$ -controlled write or before the end of a  $\overline{CE}$ -controlled write or before the end of a  $\overline{CE}$ -controlled write. Keep  $\overline{OE}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{WE}$  goes LOW.

### **AutoStore Operation**

The CY14B256LA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by HSB; Software STORE activated by an address sequence; AutoStore on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B256LA.


During a normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part automatically disconnects the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation is initiated with power provided by the V<sub>CAP</sub> capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 7. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This will corrupt the data stored in nvSRAM.

Figure 3 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 8 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. Place a pull-up on WE to hold it inactive during power-up. This pull-up is only effective if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-recall, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software-initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

### Figure 3. AutoStore Mode



### Hardware STORE Operation

The CY14B256LA provides the HSB pin to <u>control</u> and acknowledge the STORE operations. Use <u>the</u> HSB pin to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B256LA conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a write to the SRAM <u>has</u> taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation HSB is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B256LA. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.



During any STORE operation, regardless of how it is initiated, the CY14B256LA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

### Hardware RECALL (Power-Up)

During power-up or after any low-power condition ( $V_{CC}$ <br/> $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes t<sub>HRECALL</sub> to complete. During this time, HSB is driven low by the HSB driver.

### Software STORE

Data is transferred from SRAM to the nonvolatile memory by a software address sequence. The CY14B256LA <u>Software</u> STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x0E38 valid READ
- 2. Read address 0x31C7 valid READ
- 3. Read address 0x03E0 valid READ
- 4. Read address 0x3C1F valid READ
- 5. Read address 0x303F valid READ
- 6. Read address 0x0FC0 initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### Software RECALL

Data is transferred from nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x0E38 valid READ
- 2. Read address 0x31C7 valid READ
- 3. Read address 0x03E0 valid READ
- 4. Read address 0x3C1F valid READ
- 5. Read address 0x303F valid READ
- 6. Read address 0x0C63 initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

CE	WE	OE	A <sub>14</sub> –A <sub>0</sub> <sup>[6]</sup>	Mode	I/O	Power
Н	Х	Х	Х	Not selected	Output high Z	Standby
L	Н	L	Х	Read SRAM	Output data	Active
L	L	Х	Х	Write SRAM	Input data	Active
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active <sup>[7]</sup>

### Table 1. Mode Selection

#### Notes

6. While there are 15 address lines on the CY14B256LA, only the lower 14 are used to control software modes.

7. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Table 1. Mode Selection (continued)

CE	WE	OE	A <sub>14</sub> -A <sub>0</sub> <sup>[6]</sup>	Mode	I/O	Power
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active <sup>[8]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output high Z	Active I <sub>CC2</sub> <sup>[8]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output data Output data Output data Output data Output data Output high Z	Active <sup>[8]</sup>

### Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of  $\overline{CE}$  or  $\overline{OE}$  controlled read operations must be performed:

- 1. Read address 0x0E38 valid READ
- 2. Read address 0x31C7 valid READ
- 3. Read address 0x03E0 valid READ
- 4. Read address 0x3C1F valid READ
- 5. Read address 0x303F valid READ
- 6. Read address 0x0B45 AutoStore disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the

AutoStore enable sequence, the following sequence of  $\overline{CE}$  or  $\overline{OE}$  controlled read operations must be performed:

- 1. Read address 0x0E38 valid READ
- 2. Read address 0x31C7 valid READ
- 3. Read address 0x03E0 valid READ
- 4. Read address 0x3C1F valid READ
- 5. Read address 0x303F valid READ
- 6. Read address 0x0B46 AutoStore enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

### **Data Protection**

The CY14B256LA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when V<sub>CC</sub> is less than V<sub>SWITCH</sub>. If the CY14B256LA is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t<sub>LZHSB</sub> (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

<sup>8.</sup> The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Maximum accumulated storage time:
At 150 °C ambient temperature 1000 h
At 85 °C ambient temperature 20 years
Maximum junction temperature 150 °C
Supply voltage on $V_{CC}$ relative to $V_{ss}$ –0.5 V to 4.1 V
Voltage applied to outputs
in high Z state–0.5 V to $V_{CC}$ + 0.5 V
Input voltage–0.5 V to $V_{CC}$ + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential2.0 V to $V_{CC}$ + 2.0 V
Package power dissipation capability (T <sub>A</sub> = 25 °C) 1.0 W
Surface mount Pb soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V
Latch-up current > 200 mA

## **Operating Range**

	Range	Ambient Temperature	V <sub>cc</sub>
Inc	dustrial	–40 °C to +85 °C	2.7 V to 3.6 V

## **DC Electrical Characteristics**

### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>CC</sub>	Power supply		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	_	70 52	mA mA
I <sub>CC2</sub>	Average $V_{CC}$ current during STORE	All inputs don't care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>	-	-	10	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).	-	35	-	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't Care. Average current for duration t <sub>STORE</sub>	-	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\label{eq:cellson} \begin{split} \overline{CE} &\geq (V_{CC} - 0.2 \ V). \\ V_{IN} &\leq 0.2 \ V \ or \geq (V_{CC} - 0.2 \ V). \\ Standby \ current \ level \ after \ nonvolatile \\ cycle \ is \ complete. \\ Inputs \ are \ static. \ f = 0 \ MHz. \end{split}$	-	-	5	mA
I <sub>IX</sub> <sup>[10]</sup>	Input leakage current (except HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-1	_	+1	μA
	Input leakage current (for HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-100	-	+1	μA
I <sub>OZ</sub>	Off-state output leakage current	$V_{CC} = Max, V_{SS} \le V_{OUT} \le V_{CC},$ CE or OE $\ge V_{IH}$ or WE $\le V_{IL}$	-1	-	+1	μA
V <sub>IH</sub>	Input HIGH voltage		2.0	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		$V_{ss} - 0.5$	-	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = –2 mA	2.4	-		V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	-	_	0.4	V

Notes
 9. Typi<u>cal values are at 25 °C</u>, V<sub>CC</sub>= V<sub>CC(Typ)</sub>. Not 100% tested.
 10. The HSB pin has I<sub>OUT</sub> = -2 µA for V<sub>OH</sub> of 2.4 V when both active high and low drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



### DC Electrical Characteristics (continued)

### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>CAP</sub> <sup>[11]</sup>	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$	61	68	180	μF
	Maximum voltage driven on $V_{CAP}$ pin by the device	V <sub>CC</sub> = Max	-	-	$V_{CC}$	V

## **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000	К

### Capacitance

Parameter <sup>[13]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except HSB)	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(Typ)}$	7	pF
	Input capacitance (for HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

### **Thermal Resistance**

Parameter <sup>[13]</sup>	Description	Test Conditions	48-pin SSOP	44-pin TSOP II	32-pin SOIC	Unit
$\Theta_{JA}$	· /	Test conditions follow standard test methods and procedures for measuring		41.74	41.55	°C/W
$\Theta_{JC}$	l nemai resisiance	thermal impedance, in accordance with EIA/JESD51.	24.71	11.9	24.43	°C/W

Notes


Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
 These parameters are guaranteed by design and are not tested.

<sup>11.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.



## **AC Test Loads**

Figure 4. AC Test Loads



## **AC Test Conditions**

Input Pulse Levels	) V to 3 V
Input Rise and Fall Times (10%–90%)	<u>&lt;</u> 3 ns
Input and Output Timing Reference Levels	1.5 V




## **AC Switching Characteristics**

### Over the Operating Range

Parame	eters <sup>[14]</sup>		25	ins	45	ns	
Cypress Parameters	Alt Parameters	Description	Min	Max	Min	Мах	Unit
SRAM Read C	ycle		•				
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	-	25	-	45	ns
t <sub>RC</sub> <sup>[15]</sup>	t <sub>RC</sub>	Read cycle time	25	-	45	-	ns
t <sub>AA</sub> <sup>[16]</sup>	t <sub>AA</sub>	Address access time	-	25	-	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	12	-	20	ns
t <sub>онд</sub> [16]	t <sub>OH</sub>	Output hold after address change	3	-	3	-	ns
t <sub>I ZCE</sub> [17, 18]	t <sub>LZ</sub>	Chip enable to output active	3	-	3	_	ns
t <sub>HZCE</sub> <sup>[17, 18]</sup>	t <sub>HZ</sub>	Chip disable to output inactive	-	10	_	15	ns
t <sub>I ZOF</sub> <sup>[17, 18]</sup>	t <sub>OLZ</sub>	Output enable to output active	0	-	0	-	ns
t <sub>HZOF</sub> <sup>[17, 18]</sup>	t <sub>OHZ</sub>	Output disable to output inactive	-	10	-	15	ns
t <sub>PU</sub> <sup>[17]</sup>	t <sub>PA</sub>	Chip enable to power active	0	-	0	-	ns
t <sub>PD</sub> <sup>[17]</sup>	t <sub>PS</sub>	Chip disable to power standby	-	25	-	45	ns
SRAM Write C	ycle		1				
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	-	45	-	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	-	30	_	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	-	30	-	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	-	15	-	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	-	0	-	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	-	30	-	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	-	0	-	ns
t <sub>HA</sub>	t <sub>w/R</sub>	Address hold after end of write	0	-	0	-	ns
t <sub>HZWE</sub> [17, 18, 19]	t <sub>WZ</sub>	Write enable to output disable	-	10	_	15	ns
t <sub>LZWE</sub> <sup>[17, 18]</sup>	t <sub>OW</sub>	Output active after end of write	3	_	3	-	ns

### **Switching Waveforms**

# Figure 5. SRAM Read Cycle #1 (Address Controlled) [15, 16, 20]




#### Notes

- Notes
  14. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified lon/l<sub>OI</sub>/l<sub>OH</sub> and load capacitance shown in Figure .
  15. WE must be HIGH during SRAM read cycles.
  16. Device is continuously selected with CE and OE LOW.
  17. These parameters are guaranteed by design and are not tested.
  18. Measured ±200 mV from steady state output voltage.
  19. If WE is low when CE goes low, the outputs remain in the high impedance state.
  20. HSB must remain HIGH during READ and WRITE cycles.



## Switching Waveforms (continued)



#### Notes

21. WE must be HIGH during SRAM read cycles.

22. HSB must remain HIGH during READ and WRITE cycles. 23. If WE is low when CE goes low, the outputs remain in the high impedance state. 24. CE or WE must be  $\geq V_{H}$  during address transitions.




## AutoStore/Power-Up RECALL

### Over the Operating Range

Parameters	Description		CY14B256LA		
Parameters			Max	Unit	
t <sub>HRECALL</sub> <sup>[25]</sup>	Power-up RECALL duration	_	20	ms	
t <sub>STORE</sub> <sup>[26]</sup>	STORE cycle duration	-	8	ms	
t <sub>DELAY</sub> <sup>[27]</sup>	Time allowed to complete SRAM write cycle	_	25	ns	
V <sub>SWITCH</sub>	Low voltage trigger level	_	2.65	V	
t <sub>VCCRISE</sub> [28]	V <sub>CC</sub> rise time	150	_	μs	
V <sub>HDIS</sub> <sup>[28]</sup>	HSB output disable voltage	_	1.9	V	
t <sub>LZHSB</sub> <sup>[28]</sup>	HSB to output active time	_	5	μs	
t <sub>HHHD</sub> <sup>[28]</sup>	HSB high active time	_	500	ns	

## **Switching Waveforms**



### Figure 9. AutoStore or Power-Up RECALL <sup>[29]</sup>

### Notes

25. t<sub>HRECALL</sub> starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ . 26. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

27. On a Hardware Store and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

These parameters are guaranteed by design and are not tested.
 Read and Write cycles are ignored <u>during</u> STORE, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
 During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.




## Software Controlled STORE/RECALL Cycle

### Over the Operating Range


Parameters [31, 32]	Description	25 ns		45 ns		Unit
Falameters	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	25	-	45	-	ns
t <sub>SA</sub>	Address setup time	0	-	0	_	ns
t <sub>CW</sub>	Clock pulse width	20	-	30	_	ns
t <sub>HA</sub>	Address hold time	0	-	0	_	ns
t <sub>RECALL</sub>	RECALL duration	_	200	_	200	μs

### Switching Waveforms



## Figure 10. $\overline{CE}$ and $\overline{OE}$ Controlled Software STORE/RECALL Cycle <sup>[32]</sup>

Figure 11. Autostore Enable / Disable Cycle<sup>[32]</sup>



#### Notes

31. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

32. The six consecutive addresses must be read in the order listed in Table 1 on page 6. WE must be HIGH during all six consecutive cycles.

33. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{DELAY}$  time.





## Hardware STORE Cycle

### Over the Operating Range

Parameters	Description		CY14B256LA	
Falameters			Max	Unit
t <sub>DHSB</sub>	HSB to output active time when write latch is not set	-	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	-	ns
t <sub>SS</sub> <sup>[34, 35]</sup>	Soft sequence processing time	-	100	μs

## Switching Waveforms





#### Notes

34. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command. 35. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command. 36. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



## **Truth Table For SRAM Operations**

HSB must remain HIGH for SRAM operations.

### Table 2. Truth Table


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> );	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> );	Write	Active

## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B256LA-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B256LA-ZS25XI	51-85087	44-pin TSOP II	
	CY14B256LA-SP25XIT	51-85061	48-pin SSOP	
	CY14B256LA-SP25XI	51-85061	48-pin SSOP	
	CY14B256LA-SZ25XIT	51-85127	32-pin SOIC	
	CY14B256LA-SZ25XI	51-85127	32-pin SOIC	
45	CY14B256LA-SP45XIT	51-85061	48-pin SSOP	
	CY14B256LA-SP45XI	51-85061	48-pin SSOP	
	CY14B256LA-SZ45XIT	51-85127	32-pin SOIC	
	CY14B256LA-SZ45XI	51-85127	32-pin SOIC	

All the above parts are Pb-free.

### **Ordering Code Definitions**




Document Number: 001-54707 Rev. \*L



## **Package Diagrams**






51-85087 \*E



## Package Diagrams (continued)






51-85061 \*F



## Package Diagrams (continued)





## Acronyms

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
HSB	hardware store busy
I/O	input/output
nvSRAM	non-volatile static random access memory
OE	output enable
RoHS	restriction of hazardous substances
RWI	read and write inhibited
SRAM	static random access memory
SSOP	shrink small outline package
SOIC	small outline integrated circuit
TSOP	thin small outline package
WE	write enable

## **Document Conventions**

## Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
MHz	megahertz
μA	microampere
μF	microfarad
μs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

### Document Title: CY14B256LA, 256-Kbit (32 K × 8) nvSRAM Document Number: 001-54707

Revision	ECN	Submission Date	Description of Change
**	2746918	07/31/2009	New data sheet.
*A	2772059	09/30/2009	Updated Software STORE, RECALL and Autostore Enable, Disable soft sequence
*В	2829117	12/16/09	Updated STORE cycles to QuantumTrap from 200K to 1 Million Updated 48-pin SSOP package diagram Added Contents. Moved to external web
*C	2894560	03/18/10	Added m <u>ore c</u> larity on HSB pin operation Updated HSB pin operation in Figure 9 and updated footnote 21 Removed from ordering information table. CY14B256LA-ZS25XIT, CY14B256LA-ZS25XI, CY14B256LA-ZS45XIT, CY14B256- LA-ZS45XI Updated Package Diagrams for spec 51-85061 and 51-85087. Updated copyright section. Updated links under section sales, solutions, and legal information.
*D	2995066	07/28/2010	Added CY14B256LA-ZS25XI part to ordering information table.
*E	3074570	10/29/10	Added CY14B256LA-ZS25XIT part to ordering information table. Added Units of Measure table
*F	3143330	01/17/2011	Fixed typo in Figure 9.
*G	3315247	07/15/2011	Updated DC Electrical Characteristics (Added Note 11 and referred the same note in V <sub>CAP</sub> parameter). <u>Updated Capacitance</u> (Included Input capacitance (for HSB) and Output capacitance (for HSB)). Updated Thermal Resistance ( $\Theta_{JA}$ and $\Theta_{JC}$ values for 44-pin TSOP II packages). Updated AC Switching Characteristics (Added Note 14 and referred the same note in Parameters).
*H	3430452	11/04/2011	Corrected alignment of footnote 24. Updated Package Diagrams.
*	3660776	06/29/2012	Updated DC Electrical Characteristics (Added V <sub>VCAP</sub> parameter and its details, added Note 12 and referred the same note in V <sub>VCAP</sub> parameter, also referred Note 13 in V <sub>VCAP</sub> parameter).
*J	3759425	09/28/2012	Updated Maximum Ratings (Removed "Ambient temperature with power applied" and included "Maximum junction temperature"). Updated Package Diagrams (spec 51-85087 (Changed revision from *D to *E), spec 51-85061 (Changed revision from *E to *F)).
*K	4568935	11/14/2014	Added documentation related hyperlink in page 1
*L	6868237	04/25/2020	Updated to template. Updated Spec 51-85127 *C to *D in Package Diagrams.



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2009-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, under those distribute, and import the Software esolely for use with Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collective), "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document. Any information provided in this document, including any sample design information made of this information and any resulting product. "High-Risk Device" wores failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in par

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.