

1 Characteristics

Table 1. Absolute ratings (T_{amb} = 25 °C)

Symbol	Parameter	Value	Unit
P _{IN}	Input power RF _{IN}	20	dBm
V _{ESD}	ESD ratings human body model (JESD22-A114-C), all I/O one at a time while others connected to GND		V
	ESD ratings machine model, all I/O		
T _{OP}	Operating temperature	-40 to +105	°C

Table 2. Impedances (T_{amb} = 25 °C)

Symbol	Parameter		Value			
Syllibol			Тур.	Max.	Unit	
Z _{RX}	Nominal differential RX balun impedance		matched ST S2-LP	_	Ω	
Z _{TX}	Nominal TX filter impedance	<u> </u>	matched 31 32-LF		77	
Z _{ANT}	Antenna impedance	-	50	-	Ω	


Table 3. Electrical characteristics and RF performances (T_{amb} = 25 °C)


Symbol	Parameter	Test condition	Value			Unit	
Symbol	raidilietei	rest condition	Min.	Тур.	Max.	Ullit	
f	Frequency range (bandwidth)				930	MHz	
I _{L_RX-ANT}	Insertion loss in bandwidth without mismatch	n loss (RX balun)		1.7	2.0	dB	
I _{L_TX-ANT}	Insertion loss in bandwidth without mismatch loss (TX filter)			1.7	2.1	dB	
R _{L_RX-ANT}	Input return loss in bandwidth (RX balun)			14		dB	
R _{L_TX-ANT}	Input return loss in bandwidth (TX filter)			20		dB	
Фimb	Output phase imbalance (RX balun) - absolute value			9	13	o	
A _{imb}	Output amplitude imbalance (RX balun) - absolute value		1.4	1.6	1.8	dB	
	Harmonic levels (TX filter)	Attenuation at 2fo	40	45			
		Attenuation at 3fo	47	51			
Att		Attenuation at 4fo	60	65		dB	
All		Attenuation at 5fo	66	72		uБ	
		Attenuation at 6fo	50	57			
		Attenuation at 7fo	46	50			

DS12249 - Rev 2 page 2/13



1.1 RF measurements (Rx balun)







DS12249 - Rev 2 page 3/13



1.2 RF measurements (Tx filter)





DS12249 - Rev 2 page 4/13



1.3 ST S2-LP evaluation board with BALF-SPI2-01D3

VBATT
VDOSMPG
SMPG1
VDOSMPG
SMPG1
VDORNDGG
SMPG1
VDORNDGG
SMPG1
VDORNDGG
SMPG1
VDORNDGG
SMPG1
VDORNDGG
SMPG1
VDORNDGG
SMPG1
SMPG2
VDORNDGG
SMPG1
SMPG1
VDORNDGG
SMPG1
SMPG1
VDORNDGG
SMPG1
SMPG2
VDORNDGG
SMPG1
SMPG2
VDORNDGG
SMPG1
SMPG1
SM

Figure 8. Evaluation board with BALF-SPI2-01D3

DS12249 - Rev 2 page 5/13



2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

2.1 Flip-Chip 6 bumps package information

Diam: b

Figure 9. Flip-Chip 6 bumps package outline (bottom and side view)

Table 4. Flip-Chip 6 bumps dimensions (in mm)

Parameter	Min.	Тур.	Max.
A	0.580	0.630	0.680
A1	0.180	0.205	0.230
A2	0.380	0.400	0.420
b	0.230	0.255	0.280
D	2.050	2.100	2.150
D1		1.210	
D2		0.500	
E	1.500	1.550	1.600
E1		1.060	
fD1		0.195	
fD2		0.195	
fE1		0.195	
fE2		0.295	

DS12249 - Rev 2 page 6/13



2.2 Flip-chip 6 bumps packing information

Figure 10. Marking





Figure 11. Flip Chip tape and reel specifications



Note: More packing information is available in the application note:

• AN2348 Flip-Chip: "Package description and recommendations for use"


DS12249 - Rev 2 page 7/13



3 PCB assembly recommendations


3.1 Land pattern

Figure 12. Recommended balun land pattern



Note: (*)Clearance 250 μm is needed to ensure good sensitivity.
(**)1000 μm length between S2-LP & balun (between center QFN pads to center IPD pads).


Figure 13. PCB stack-up recommendations




DS12249 - Rev 2 page 8/13



3.2 Stencil opening design





3.3 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Use solder paste with fine particles: powder particle size 20-38 μm.

3.4 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ±0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

DS12249 - Rev 2 page 9/13




3.5 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

3.6 Reflow profile

Figure 18. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.

DS12249 - Rev 2 page 10/13



4 Ordering information

Table 5. Ordering information

Order code	Marking	Package	Weight	Base qty.	Delivery mode
BALF-SPI2-01D3	TM	Flip-Chip 6 bumps	3.4 mg	5000	Tape and reel

DS12249 - Rev 2 page 11/13



Revision history

Table 6. Document revision history

Date	Revision	Changes
08-Aug-2017	1	Initial release.
23-Feb-2018	2	Updated Section 1.1 RF measurements (Rx balun), Section 1.2 RF measurements (Tx filter) and Section 1.3 ST S2-LP evaluation board with BALF-SPI2-01D3. Updated Section 1 Characteristics. Updated Figure 9. Flip-Chip 6 bumps package outline (bottom and side view), Figure 12. Recommended balun land pattern and Figure 13. PCB stack-up recommendations.

DS12249 - Rev 2 page 12/13



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS12249 - Rev 2 page 13/13

Downloaded from Arrow.com.