### AD9754\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS -

View a parametric search of comparable parts.

### **EVALUATION KITS**

· AD9754 Evaluation Board

### **DOCUMENTATION**

#### **Application Notes**

- AN-237: Choosing DACs for Direct Digital Synthesis
- AN-320A: CMOS Multiplying DACs and Op Amps Combine to Build Programmable Gain Amplifier, Part 1
- AN-595: Understanding Pin Compatibility in the TxDAC® Line of High Speed D/A Converters
- AN-912: Driving a Center-Tapped Transformer with a Balanced Current-Output DAC

#### **Data Sheet**

 AD9754: 14-Bit, 125 MSPS High Performance TxDAC® D/A Converter Data Sheet

### **TOOLS AND SIMULATIONS**

AD9754 IBIS Models

### REFERENCE MATERIALS 🖵

#### Informational

Advantiv<sup>™</sup> Advanced TV Solutions

#### **Solutions Bulletins & Brochures**

• Digital to Analog Converters ICs Solutions Bulletin

#### DESIGN RESOURCES $\Box$

- · AD9754 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

### **DISCUSSIONS**

View all AD9754 EngineerZone Discussions.

### SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

### TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK 🖵

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

## AD9754-SPECIFICATIONS

### 

Parameter	Min	Тур	Max	Units
RESOLUTION	14			Bits
DC ACCURACY <sup>1</sup> Integral Linearity Error (INL) $T_A = +25^{\circ}C$ Differential Nonlinearity (DNL)	-3.0	±1.5	+3.0	LSB
$T_A = +25^{\circ}C$	-2.0	±0.75	+2.0	LSB
ANALOG OUTPUT Offset Error Gain Error (Without Internal Reference) Gain Error (With Internal Reference) Full-Scale Output Current <sup>2</sup> Output Compliance Range Output Resistance Output Capacitance	-0.02 -2 -5 2.0 -1.0	±0.5 ±1.5	+0.02 +2 +5 20.0 1.25	% of FSR % of FSR % of FSR mA V kΩ pF
REFERENCE OUTPUT Reference Voltage Reference Output Current <sup>3</sup>	1.14	1.20 100	1.26	V nA
REFERENCE INPUT Input Compliance Range Reference Input Resistance Small Signal Bandwidth	0.1	1 0.5	1.25	V MΩ MHz
TEMPERATURE COEFFICIENTS Offset Drift Gain Drift (Without Internal Reference) Gain Drift (With Internal Reference) Reference Voltage Drift		0 ±50 ±100 ±50		ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C ppm/°C
POWER SUPPLY Supply Voltages AVDD DVDD Analog Supply Current (I <sub>AVDD</sub> ) <sup>4</sup> Digital Supply Current (I <sub>DVDD</sub> ) <sup>5</sup> Supply Current Sleep Mode (I <sub>AVDD</sub> ) <sup>6</sup> Power Dissipation <sup>5</sup> (5 V, I <sub>OUTFS</sub> = 20 mA) Power Supply Rejection Ratio <sup>7</sup> —AVDD Power Supply Rejection Ratio <sup>7</sup> —DVDD	4.5 2.7 -0.4 -0.025	5.0 5.0 34 3.0 4.0 185	5.5 5.5 39 5 8 220 +0.4 +0.025	V V mA mA mA mW % of FSR/V % of FSR/V
OPERATING RANGE	-40		+85	°C

Specifications subject to change without notice.

-2-REV. A

 $<sup>^1</sup>$ Measured at IOUTA, driving a virtual ground.  $^2$ Nominal full-scale current,  $I_{OUTFS}$ , is 32 × the  $I_{REF}$  current.

<sup>&</sup>lt;sup>3</sup>Use an external buffer amplifier to drive any external load.

<sup>&</sup>lt;sup>4</sup>Requires +5 V supply.

<sup>&</sup>lt;sup>5</sup>Measured at  $f_{\rm CLOCK}$  = 25 MSPS and  $I_{\rm OUT}$  = static full scale (20 mA). <sup>6</sup>Logic level for SLEEP pin must be referenced to AVDD. Min V  $_{\rm IH}$  = 3.5 V.

 $<sup>^{7}\</sup>pm5\%$  Power supply variation.

# 

Parameter	Min	Typ	Typ Max	
DYNAMIC PERFORMANCE				
Maximum Output Update Rate (f <sub>CLOCK</sub> )	125			MSPS
Output Settling Time $(t_{ST})$ (to $0.1\%$ ) <sup>1</sup>		35		ns
Output Propagation Delay (t <sub>PD</sub> )		1		ns
Glitch Impulse		5		pV-s
Output Rise Time (10% to 90%) <sup>1</sup>		2.5		ns
Output Fall Time (10% to 90%) <sup>1</sup>		2.5		ns
Output Noise ( $I_{OUTES} = 20 \text{ mA}$ )		50		$pA/\sqrt{Hz}$
Output Noise (I <sub>OUTFS</sub> = 2 mA)		30		pA/√ <del>Hz</del>
AC LINEARITY				
Spurious-Free Dynamic Range to Nyquist				
$f_{CLOCK}$ = 25 MSPS; $f_{OUT}$ = 1.00 MHz				
0 dBFS Output				
$T_A = +25^{\circ}C$	75	86		dBc
−6 dBFS Output		86		dBc
–12 dBFS Output		78		dBc
$f_{CLOCK} = 50 \text{ MSPS}; f_{OUT} = 1.00 \text{ MHz}$		82		dBc
$f_{CLOCK}$ = 50 MSPS; $f_{OUT}$ = 2.51 MHz		81		dBc
$f_{CLOCK}$ = 50 MSPS; $f_{OUT}$ = 5.02 MHz		77		dBc
$f_{CLOCK}$ = 50 MSPS; $f_{OUT}$ = 20.2 MHz		63		dBc
$f_{CLOCK} = 100 \text{ MSPS}; f_{OUT} = 10 \text{ MHz}$	68	73		dBc
Spurious-Free Dynamic Range within a Window				
$f_{CLOCK}$ = 25 MSPS; $f_{OUT}$ = 1.00 MHz; 2 MHz Span	84	93		dBc
$f_{CLOCK}$ = 50 MSPS; $f_{OUT}$ = 5.02 MHz; 2 MHz Span		86		dBc
$f_{CLOCK}$ = 100 MSPS; $f_{OUT}$ = 5.04 MHz; 4 MHz Span		86		dBc
Total Harmonic Distortion				
$f_{CLOCK} = 25 \text{ MSPS}; f_{OUT} = 1.00 \text{ MHz}$				
$T_A = +25^{\circ}C$		-83	<b>-75</b>	dBc
$f_{CLOCK} = 50 \text{ MHz}; f_{OUT} = 2.00 \text{ MHz}$		-78		dBc
$f_{CLOCK}$ = 100 MHz; $f_{OUT}$ = 2.00 MHz		-78		dBc
Multitone Power Ratio (8 Tones at 110 kHz Spacing)				
$f_{CLOCK}$ = 20 MSPS; $f_{OUT}$ = 2.00 MHz to 2.99 MHz				
0 dBFS Output		85		dBc
−6 dBFS Output		84		dBc
–12 dBFS Output		87		dBc
–18 dBFS Output		88		dBc

#### NOTES

Specifications subject to change without notice.

REV. A \_3\_

 $<sup>^{1}\</sup>mbox{Measured}$  single-ended into 50  $\Omega$  load.

### **DIGITAL SPECIFICATIONS** ( $T_{MIN}$ to $T_{MAX}$ , AVDD = +5 V, DVDD = +5 V, $I_{OUTFS}$ = 20 mA unless otherwise noted)

Parameter	Min	Тур	Max	Units
DIGITAL INPUTS				
Logic "1" Voltage @ DVDD = +5 V <sup>1</sup>	3.5	5		V
Logic "1" Voltage @ DVDD = +3 V	2.1	3		V
Logic "0" Voltage @ DVDD = $+5 \text{ V}^1$		0	1.3	V
Logic "0" Voltage @ DVDD = +3 V		0	0.9	V
Logic "1" Current	-10		+10	μA
Logic "0" Current	-10		+10	μA
Input Capacitance		5		pF
Input Setup Time (t <sub>S</sub> )	2.0			ns
Input Hold Time (t <sub>H</sub> )	1.5			ns
Latch Pulsewidth (t <sub>LPW</sub> )	3.5			ns

#### NOTES

Specifications subject to change without notice.




Figure 1. Timing Diagram

#### **ABSOLUTE MAXIMUM RATINGS\***

_	With				
Parameter	Respect to	Min	Max	Units	
AVDD	ACOM	-0.3	+6.5	V	
DVDD	DCOM	-0.3	+6.5	V	
ACOM	DCOM	-0.3	+0.3	V	
AVDD	DVDD	-6.5	+6.5	V	
CLOCK, SLEEP	DCOM	-0.3	DVDD + 0.3	V	
Digital Inputs	DCOM	-0.3	DVDD + 0.3	V	
IOUTA, IOUTB	ACOM	-1.0	AVDD + 0.3	V	
ICOMP	ACOM	-0.3	AVDD + 0.3	V	
REFIO, FSADJ	ACOM	-0.3	AVDD + 0.3	V	
REFLO	ACOM	-0.3	AVDD +0.3	V	
Junction Temperature			+150	°C	
Storage Temperature		-65	+150	°C	
Lead Temperature					
(10 sec)			+300	°C	

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **ORDERING GUIDE**

Temperature		Package	Package
Model Range		Descriptions	Options*
AD9754AR AD9754ARU AD9754-EB	-40°C to +85°C -40°C to +85°C	28-Lead 300 Mil SOIC 28-Lead TSSOP Evaluation Board	R-28 RU-28

<sup>\*</sup>R = Small Outline IC; RU = Thin Shrink Small Outline Package.

#### THERMAL CHARACTERISTICS

#### Thermal Resistance

28-Lead 300 Mil SOIC

 $\theta_{JA} = 71.4^{\circ}C/W$ 

 $\theta_{\rm IC} = 23^{\circ} \text{C/W}$ 

28-Lead TSSOP

 $\theta_{JA} = 97.9^{\circ}C/W$ 

 $\theta_{\rm IC} = 14.0^{\circ} \text{C/W}$ 


#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9754 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup>When DVDD = +5 V and Logic 1 voltage ≈3.5 V and Logic 0 voltage ≈1.3 V, IVDD can increase by up to 10 mA depending on f<sub>CLOCK</sub>.

#### PIN CONFIGURATION



#### PIN FUNCTION DESCRIPTIONS

Pin No.	Name	Description
1	DB13	Most Significant Data Bit (MSB).
2-13	DB12-DB1	Data Bits 1–12.
14	DB0	Least Significant Data Bit (LSB).
15	SLEEP	Power-Down Control Input. Active High. Contains active pull-down circuit; it may be left unterminated if not used.
16	REFLO	Reference Ground when Internal 1.2 V Reference Used. Connect to AVDD to disable internal reference.
17	REFIO	Reference Input/Output. Serves as reference input when internal reference disabled (i.e., Tie REFLO to AVDD). Serves as 1.2 V reference output when internal reference activated (i.e., Tie REFLO to ACOM). Requires 0.1 µF capacitor to ACOM when internal reference activated.
18	FS ADJ	Full-Scale Current Output Adjust.
19, 25	NC	No Connect.
20	ACOM	Analog Common.
21	IOUTB	Complementary DAC Current Output. Full-scale current when all data bits are 0s.
22	IOUTA	DAC Current Output. Full-scale current when all data bits are 1s.
23	ICOMP	Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with 0.1 µF capacitor.
24	AVDD	Analog Supply Voltage (+4.5 V to +5.5 V).
26	DCOM	Digital Common.
27	DVDD	Digital Supply Voltage (+2.7 V to +5.5 V).
28	CLOCK	Clock Input. Data latched on positive edge of clock.

REV. A \_5\_

#### **DEFINITIONS OF SPECIFICATIONS**

#### Linearity Error (Also Called Integral Nonlinearity or INL)

Linearity error is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

#### Differential Nonlinearity (or DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

#### Offset Error

The deviation of the output current from the ideal of zero is called offset error. For IOUTA, 0 mA output is expected when the inputs are all 0s. For IOUTB, 0 mA output is expected when all inputs are set to 1s.

#### **Gain Error**

The difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1s minus the output when all inputs are set to 0s.

#### **Output Compliance Range**

The range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown, resulting in nonlinear performance.

#### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (+25°C) value to the value at either  $T_{MIN}$  or  $T_{MAX}$ . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per °C. For reference drift, the drift is reported in ppm per °C.

#### **Power Supply Rejection**

The maximum change in the full-scale output as the supplies are varied over a specified range.

#### **Settling Time**

The time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

#### Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in pV-s.

#### Spurious-Free Dynamic Range

The difference, in dB, between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

#### **Total Harmonic Distortion**

THD is the ratio of the sum of the rms value of the first six harmonic components to the rms value of the measured output signal. It is expressed as a percentage or in decibels (dB).

#### **Multitone Power Ratio**

The spurious-free dynamic range for an output containing multiple carrier tones of equal amplitude. It is measured as the difference between the rms amplitude of a carrier tone to the peak spurious signal in the region of a removed tone.




Figure 2. Basic AC Characterization Test Setup

-6-

### **Typical AC Characterization Curves**

(AVDD = +5 V, DVDD = +3 V,  $I_{OUTFS}$  = 20 mA, 50  $\Omega$  Doubly Terminated Load, Differential Output,  $T_A$  = +25°C, SFDR up to Nyquist, unless otherwise noted)




Figure 3. SFDR vs.  $f_{OUT} @ 0 dBFS$ 




Figure 4. SFDR vs.  $f_{OUT} @ 5 MSPS$ 




Figure 5. SFDR vs.  $f_{OUT}$  @ 25 MSPS




Figure 6. SFDR vs. f<sub>OUT</sub> @ 65 MSPS




Figure 7. SFDR vs. f<sub>OUT</sub> @125 MSPS




Figure 8. SFDR vs.  $f_{OUT}$  and  $I_{OUTFS}$  @ 25 MSPS and 0 dBFS




Figure 9. Single-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/11$ 




Figure 10. Single-Tone SFDR vs.  $A_{OUT} @ f_{OUT} = f_{CLOCK}/5$ 




Figure 11. SNR vs.  $f_{CLOCK}$  and  $I_{OUTFS}$  @  $f_{OUT} = 2$  MHz and 0 dBFS

REV. A \_7\_




Figure 12. Typical INL




Figure 13. Typical DNL




Figure 14. SFDR vs. Temperature @ 125 MSPS, 0 dBFS




Figure 15. Four-Tone SFDR

#### **FUNCTIONAL DESCRIPTION**

Figure 16 shows a simplified block diagram of the AD9754. The AD9754 consists of a large PMOS current source array that is capable of providing up to 20 mA of total current. The array is divided into 31 equal currents that make up the five most significant bits (MSBs). The next four bits or middle bits consist of 15 equal current sources whose value is 1/16th of an MSB current source. The remaining LSBs are binary weighted fractions of the middle bits current sources. Implementing the middle and lower bits with current sources, instead of an R-2R ladder, enhances its dynamic performance for multitone or low amplitude signals and helps maintain the DAC's high output impedance (i.e., >100 k $\Omega$ ).

All of these current sources are switched to one or the other of the two output nodes (i.e., IOUTA or IOUTB) via PMOS differential current switches. The switches are based on a new architecture that drastically improves distortion performance. This new switch architecture reduces various timing errors and provides matching complementary drive signals to the inputs of the differential current switches.

The analog and digital sections of the AD9754 have separate power supply inputs (i.e., AVDD and DVDD). The digital section, which is capable of operating up to a 125 MSPS clock rate and over +2.7 V to +5.5 V operating range, consists of edge-triggered latches and segment decoding logic circuitry. The analog section, which can operate over a +4.5 V to +5.5 V range includes the PMOS current sources, the associated differential switches, a 1.20 V bandgap voltage reference and a reference control amplifier.

The full-scale output current is regulated by the reference control amplifier and can be set from 2 mA to 20 mA via an external resistor,  $R_{\rm SET}$ . The external resistor, in combination with both the reference control amplifier and voltage reference  $V_{\rm REFIO}$ , sets the reference current  $I_{\rm REF}$ , which is mirrored over to the segmented current sources with the proper scaling factor. The full-scale current,  $I_{\rm OUTFS}$ , is 32 times the value of  $I_{\rm REF}$ .

#### DAC TRANSFER FUNCTION

The AD9754 provides complementary current outputs, IOUTA and IOUTB. IOUTA will provide a near full-scale current output,  $I_{OUTFS}$ , when all bits are high (i.e., DAC CODE = 16383) while IOUTB, the complementary output, provides no current. The current output appearing at IOUTA and IOUTB is a function of both the input code and  $I_{OUTFS}$  and can be expressed as:

$$IOUTA = (DAC\ CODE/16384) \times I_{OUTFS} \tag{1}$$

$$IOUTB = (16383 - DAC\ CODE)/16384 \times I_{OUTES} \tag{2}$$

where  $DAC\ CODE = 0$  to 16383 (i.e., Decimal Representation).

As mentioned previously,  $I_{OUTFS}$  is a function of the reference current  $I_{REF}$ , which is nominally set by a reference voltage  $V_{REFIO}$  and external resistor  $R_{SET}$ . It can be expressed as:

$$I_{OUTFS} = 32 \times I_{REF} \tag{3}$$

where 
$$I_{REF} = V_{REFIO}/R_{SET}$$
 (4)

The two current outputs will typically drive a resistive load directly or via a transformer. If dc coupling is required, IOUTA and IOUTB should be directly connected to matching resistive loads,  $R_{\rm LOAD}$ , that are tied to analog common, ACOM. Note that  $R_{\rm LOAD}$  may represent the equivalent load resistance seen by IOUTA or IOUTB as would be the case in a doubly terminated 50  $\Omega$  or 75  $\Omega$  cable. The single-ended voltage output appearing at the IOUTA and IOUTB nodes is simply:

$$V_{OUTA} = IOUTA \times R_{LOAD} \tag{5}$$

$$V_{OUTB} = IOUTB \times R_{LOAD} \tag{6}$$

Note that the full-scale value of V<sub>OUTA</sub> and V<sub>OUTB</sub> should not exceed the specified output compliance range to maintain specified distortion and linearity performance.

The differential voltage,  $V_{\text{DIFF}}$ , appearing across IOUTA and IOUTB is:

$$V_{DIFF} = (IOUTA - IOUTB) \times R_{LOAD} \tag{7}$$

Substituting the values of IOUTA, IOUTB and  $I_{\text{REF}}\!;\,V_{\text{DIFF}}$  can be expressed as:

$$V_{DIFF} = \{ (2 DAC CODE - 16383)/16384 \} \times$$

$$(32 R_{LOAD}/R_{SET}) \times V_{REFIO}$$
(8)




Figure 16. Functional Block Diagram

These last two equations highlight some of the advantages of operating the AD9754 differentially. First, the differential operation will help cancel common-mode error sources associated with IOUTA and IOUTB such as noise, distortion and dc offsets. Second, the differential code-dependent current and subsequent voltage,  $V_{\rm DIFF}$ , is twice the value of the single-ended voltage output (i.e.,  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$ ), thus providing twice the signal power to the load.

Note that the gain drift temperature performance for a single-ended (VOUTA and VOUTB) or differential output ( $V_{DIFF}$ ) of the AD9754 can be enhanced by selecting temperature tracking resistors for  $R_{LOAD}$  and  $R_{SET}$  due to their ratiometric relationship as shown in Equation 8.

#### REFERENCE OPERATION

The AD9754 contains an internal 1.20 V bandgap reference that can be easily disabled and overridden by an external reference. REFIO serves as either an *input* or *output*, depending on whether the internal or external reference is selected. If REFLO is tied to ACOM, as shown in Figure 17, the internal reference is activated, and REFIO provides a 1.20 V output. In this case, the internal reference *must* be compensated externally with a ceramic chip capacitor of 0.1  $\mu$ F or greater from REFIO to REFLO. Also, REFIO should be buffered with an external amplifier having an input bias current less than 100 nA if any additional loading is required.




Figure 17. Internal Reference Configuration

The internal reference can be disabled by connecting REFLO to AVDD. In this case, an external reference may then be applied to REFIO as shown in Figure 18. The external reference may provide either a fixed reference voltage to enhance accuracy and drift performance or a varying reference voltage for gain control. Note that the 0.1  $\mu F$  compensation capacitor is not required since the internal reference is disabled, and the high input impedance (i.e., 1  $M\Omega)$  of REFIO minimizes any loading of the external reference.

#### REFERENCE CONTROL AMPLIFIER

The AD9754 also contains an internal control amplifier that is used to regulate the DAC's full-scale output current,  $I_{OUTFS}$ . The control amplifier is configured as a V-I converter, as shown in Figure 18, such that its current output,  $I_{REF}$ , is determined by




Figure 18. External Reference Configuration

the ratio of the  $V_{REFIO}$  and an external resistor,  $R_{SET}$ , as stated in Equation 4.  $I_{REF}$  is copied over to the segmented current sources with the proper scaling factor to set  $I_{OUTFS}$  as stated in Equation 3.

The control amplifier allows a wide (10:1) adjustment span of  $I_{OUTFS}$  over a 2 mA to 20 mA range by setting IREF between 62.5  $\mu$ A and 625  $\mu$ A. The wide adjustment span of  $I_{OUTFS}$  provides several application benefits. The first benefit relates directly to the power dissipation of the AD9754, which is proportional to  $I_{OUTFS}$  (refer to the Power Dissipation section). The second benefit relates to the 20 dB adjustment, which is useful for system gain control purposes.

The small signal bandwidth of the reference control amplifier is approximately 0.5 MHz. The output of the control amplifier is internally compensated via a 150 pF capacitor that limits the control amplifier small-signal bandwidth and reduces its output impedance. Since the -3 dB bandwidth corresponds to the dominant pole, and hence the time constant, the settling time of the control amplifier to a stepped reference input response can be approximated In this case, the time constant can be approximated to be 320 ns.

There are two methods in which  $I_{REF}$  can be varied for a fixed  $R_{SET}$ . The first method is suitable for a single-supply system in which the internal reference is disabled, and the common-mode voltage of REFIO is varied over its compliance range of 1.25 V to 0.10 V. REFIO can be driven by a single-supply amplifier or DAC, thus allowing  $I_{REF}$  to be varied for a fixed  $R_{SET}$ . Since the




Figure 19. Single-Supply Gain Control Circuit

input impedance of REFIO is approximately 1  $M\Omega,$  a simple, low cost R-2R ladder DAC configured in the voltage mode topology may be used to control the gain. This circuit is shown in Figure 19 using the AD7524 and an external 1.2 V reference, the AD1580.

The second method may be used in a dual-supply system in which the common-mode voltage of REFIO is fixed, and  $I_{REF}$  is varied by an external voltage,  $V_{GC}$ , applied to  $R_{SET}$  via an amplifier. An example of this method is shown in Figure 25 in which the internal reference is used to set the common-mode voltage of the control amplifier to 1.20 V. The external voltage,  $V_{GC}$ , is referenced to ACOM and should not exceed 1.2 V. The value of  $R_{SET}$  is such that  $I_{REFMAX}$  and  $I_{REFMIN}$  do not exceed 62.5  $\mu A$  and 625  $\mu A$ , respectively. The associated equations in Figure 20 can be used to determine the value of  $R_{SET}$ .




Figure 20. Dual-Supply Gain Control Circuit

#### ANALOG OUTPUTS

The AD9754 produces two complementary current outputs, IOUTA and IOUTB, which may be configured for single-end or differential operation. IOUTA and IOUTB can be converted into complementary single-ended voltage outputs,  $V_{\rm OUTA}$  and  $V_{\rm OUTB}$ , via a load resistor,  $R_{\rm LOAD}$ , as described in the DAC Transfer Function section by Equations 5 through 8. The differential voltage,  $V_{\rm DIFF}$ , existing between  $V_{\rm OUTA}$  and  $V_{\rm OUTB}$  can also be converted to a single-ended voltage via a transformer or differential amplifier configuration.

Figure 21 shows the equivalent analog output circuit of the AD9754 consisting of a parallel combination of PMOS differential current switches associated with each segmented current source. The output impedance of IOUTA and IOUTB is determined by the equivalent parallel combination of the PMOS switches and is typically 100 k $\Omega$  in parallel with 5 pF. Due to the nature of a PMOS device, the output impedance is also slightly dependent on the output voltage (i.e.,  $V_{\rm OUTA}$  and  $V_{\rm OUTB}$ ) and, to a lesser extent, the analog supply voltage, AVDD, and full-scale current,  $I_{\rm OUTFS}$ . Although the output impedance's signal dependency can be a source of dc nonlinearity and ac linearity (i.e., distortion), its effects can be limited if certain precautions are noted.




Figure 21. Equivalent Analog Output Circuit

IOUTA and IOUTB also have a negative and positive voltage compliance range. The negative output compliance range of  $-1.0~\rm V$  is set by the breakdown limits of the CMOS process. Operation beyond this maximum limit may result in a breakdown of the output stage and affect the reliability of the AD9754. The positive output compliance range is slightly dependent on the full-scale output current,  $I_{\rm OUTFS}$ . It degrades slightly from its nominal 1.25 V for an  $I_{\rm OUTFS}$  = 20 mA to 1.00 V for an  $I_{\rm OUTFS}$  = 2 mA. Operation beyond the positive compliance range will induce clipping of the output signal which severely degrades the AD9754's linearity and distortion performance.

For applications requiring the optimum dc linearity, IOUTA and/or IOUTB should be maintained at a virtual ground via an I-V op amp configuration. Maintaining IOUTA and/or IOUTB at a virtual ground keeps the output impedance of the AD9754 fixed, significantly reducing its effect on linearity. However, it does not necessarily lead to the optimum distortion performance due to limitations of the I-V op amp. Note that the INL/DNL specifications for the AD9754 are measured in this manner using IOUTA. In addition, these dc linearity specifications remain virtually unaffected over the specified power supply range of +4.5 V to +5.5 V.

Operating the AD9754 with reduced voltage output swings at IOUTA and IOUTB in a differential or single-ended output configuration reduces the signal dependency of its output impedance thus enhancing distortion performance. Although the voltage compliance range of IOUTA and IOUTB extends from  $-1.0~\rm V$  to  $+1.25~\rm V$ , optimum distortion performance is achieved when the maximum full-scale signal at IOUTA and IOUTB does not exceed approximately 0.5 V. A properly selected transformer with a grounded center-tap will allow the AD9754 to provide the required power and voltage levels to different loads while maintaining reduced voltage swings at IOUTA and IOUTB. DC-coupled applications requiring a differential or single-ended output configuration should size  $R_{\rm LOAD}$  accordingly. Refer to Applying the AD9754 section for examples of various output configurations.

REV. A -11-

The most significant improvement in the AD9754's distortion and noise performance is realized using a differential output configuration. The common-mode error sources of both IOUTA and IOUTB can be substantially reduced by the common-mode rejection of a transformer or differential amplifier. These common-mode error sources include even-order distortion products and noise. The enhancement in distortion performance becomes more significant as the reconstructed waveform's frequency content increases and/or its amplitude decreases.

The distortion and noise performance of the AD9754 is also slightly dependent on the analog and digital supply as well as the full-scale current setting, I<sub>OUTFS</sub>. Operating the analog supply at 5.0 V ensures maximum headroom for its internal PMOS current sources and differential switches leading to improved distortion performance. Although I<sub>OUTFS</sub> can be set between 2 mA and 20 mA, selecting an I<sub>OUTFS</sub> of 20 mA will provide the best distortion and noise performance also shown in Figure 13. The noise performance of the AD9754 is affected by the digital supply (DVDD), output frequency, and increases with increasing clock rate as shown in Figure 8. Operating the AD9754 with low voltage logic levels between 3 V and 3.3 V will slightly reduce the amount of on-chip digital noise.

In summary, the AD9754 achieves the optimum distortion and noise performance under the following conditions:

- (1) Differential Operation.
- (2) Positive voltage swing at IOUTA and IOUTB limited to +0.5 V.
- (3) I<sub>OUTFS</sub> set to 20 mA.
- (4) Analog Supply (AVDD) set at 5.0 V.
- (5) Digital Supply (DVDD) set at 3.0 V to 3.3 V with appropriate logic levels.

Note that the ac performance of the AD9754 is characterized under the above mentioned operating conditions.

#### **DIGITAL INPUTS**

The AD9754's digital input consists of 14 data input pins and a clock input pin. The 14-bit parallel data inputs follow standard positive binary coding where DB13 is the most significant bit (MSB), and DB0 is the least significant bit (LSB). IOUTA produces a full-scale output current when all data bits are at Logic 1. IOUTB produces a complementary output with the full-scale current split between the two outputs as a function of the input code.

The digital interface is implemented using an edge-triggered master slave latch. The DAC output is updated following the rising edge of the clock as shown in Figure 1 and is designed to support a clock rate as high as 125 MSPS. The clock can be operated at any duty cycle that meets the specified latch pulse width. The setup and hold times can also be varied within the clock cycle as long as the specified minimum times are met, although the location of these transition edges may affect digital feedthrough and distortion performance. Best performance is typically achieved when the input data transitions on the falling edge of a 50% duty cycle clock.

The digital inputs are CMOS-compatible with logic thresholds,  $V_{THRESHOLD}$ , set to approximately half the digital positive supply (DVDD) or

$$V_{THRESHOLD} = DVDD/2 (\pm 20\%)$$

The internal digital circuitry of the AD9754 is capable of operating over a digital supply range of 2.7 V to 5.5 V. As a result, the digital inputs can also accommodate TTL levels when DVDD is set to accommodate the maximum high level voltage of the TTL drivers  $V_{\rm OH(MAX)}$ . A DVDD of 3 V to 3.3 V will typically ensure proper compatibility with most TTL logic families. Figure 22 shows the equivalent digital input circuit for the data and clock inputs. The sleep mode input is similar with the exception that it contains an active pull-down circuit, thus ensuring that the AD9754 remains enabled if this input is left disconnected.




Figure 22. Equivalent Digital Input

Since the AD9754 is capable of being updated up to 125 MSPS, the quality of the clock and data input signals are important in achieving the optimum performance. Operating the AD9754 with reduced logic swings and a corresponding digital supply (DVDD) will result in the lowest data feedthrough and on-chip digital noise. The drivers of the digital data interface circuitry should be specified to meet the minimum setup and hold times of the AD9754 as well as its required min/max input logic level thresholds.

Digital signal paths should be kept short and run lengths matched to avoid propagation delay mismatch. The insertion of a low value resistor network (i.e.,  $20\,\Omega$  to  $100\,\Omega$ ) between the AD9754 digital inputs and driver outputs may be helpful in reducing any overshooting and ringing at the digital inputs that contribute to data feedthrough. For longer run lengths and high data update rates, strip line techniques with proper termination resistors should be considered to maintain "clean" digital inputs.

The external clock driver circuitry should provide the AD9754 with a low jitter clock input meeting the min/max logic levels while providing fast edges. Fast clock edges will help minimize any jitter that will manifest itself as phase noise on a reconstructed waveform. Thus, the clock input should be driven by the fastest logic family suitable for the application.

Note, that the clock input could also be driven via a sine wave, which is centered around the digital threshold (i.e., DVDD/2) and meets the min/max logic threshold. This will typically result in a slight degradation in the phase noise, which becomes more noticeable at higher sampling rates and output frequencies. Also, at higher sampling rates, the 20% tolerance of the digital logic threshold should be considered since it will affect the effective clock duty cycle and, subsequently, cut into the required data setup and hold times.

#### INPUT CLOCK AND DATA TIMING RELATIONSHIP

SNR in a DAC is dependent on the relationship between the position of the clock edges and the point in time at which the input data changes. The AD9754 is positive edge triggered, and so exhibits SNR sensitivity when the data transition is close to this edge. In general, the goal when applying the AD9754 is to make the data transitions close to the negative clock edge. This becomes more important as the sample rate increases. Figure 23 shows the relationship of SNR to clock placement.




Figure 23. SNR vs. Clock Placement @ f<sub>OUT</sub> = 10 MHz

#### **SLEEP MODE OPERATION**

The AD9754 has a power-down function that turns off the output current and reduces the supply current to less than 8.5~mA over the specified supply range of 2.7~V to 5.5~V and temperature range. This mode can be activated by applying a logic level "1" to the SLEEP pin. This digital input also contains an active pull-down circuit that ensures the AD9754 remains enabled if this input is left disconnected. The AD9754 takes less than 50~ns to power down and approximately  $5~\text{\mu s}$  to power back up.

#### POWER DISSIPATION

The power dissipation,  $P_D$ , of the AD9754 is dependent on several factors, including: (1) AVDD and DVDD, the power supply voltages; (2)  $I_{OUTFS}$ , the full-scale current output; (3)  $f_{CLOCK}$ , the update rate; and (4) the reconstructed digital input waveform. The power dissipation is directly proportional to the analog supply current,  $I_{AVDD}$ , and the digital supply current,  $I_{DVDD}$ .  $I_{AVDD}$  is directly proportional to  $I_{OUTFS}$ , as shown in Figure 24, and is insensitive to  $f_{CLOCK}$ .

Conversely,  $I_{\rm DVDD}$  is dependent on both the digital input waveform,  $f_{\rm CLOCK}$ , and digital supply DVDD. Figures 25 and 26 show  $I_{\rm DVDD}$  as a function of full-scale sine wave output ratios  $(f_{\rm OUT}/f_{\rm CLOCK})$  for various update rates with DVDD = 5 V and DVDD = 3 V, respectively. Note, how  $I_{\rm DVDD}$  is reduced by more than a factor of 2 when DVDD is reduced from 5 V to 3 V.




Figure 24. I<sub>AVDD</sub> vs. I<sub>OUTFS</sub>




Figure 25.  $I_{DVDD}$  vs. Ratio @ DVDD = 5 V




Figure 26. I<sub>DVDD</sub> vs. Ratio @ DVDD = 3 V

REV. A -13-

#### APPLYING THE AD9754 OUTPUT CONFIGURATIONS

The following sections illustrate some typical output configurations for the AD9754. Unless otherwise noted, it is assumed that  $I_{\rm OUTFS}$  is set to a nominal 20 mA. For applications requiring the optimum dynamic performance, a differential output configuration is suggested. A differential output configuration may consist of either an RF transformer or a differential op amp configuration. The transformer configuration provides the optimum high frequency performance and is recommended for any application allowing for ac coupling. The differential op amp configuration is suitable for applications requiring dc coupling, a bipolar output, signal gain and/or level shifting.

A single-ended output is suitable for applications requiring a unipolar voltage output. A positive unipolar output voltage will result if IOUTA and/or IOUTB is connected to an appropriately sized load resistor,  $R_{\rm LOAD}$ , referred to ACOM. This configuration may be more suitable for a single-supply system requiring a dc coupled, ground referred output voltage. Alternatively, an amplifier could be configured as an I-V converter, thus converting IOUTA or IOUTB into a negative unipolar voltage. This configuration provides the best dc linearity since IOUTA or IOUTB is maintained at a virtual ground. Note, IOUTA provides slightly better performance than IOUTB.

#### DIFFERENTIAL COUPLING USING A TRANSFORMER

An RF transformer can be used to perform a differential-to-single-ended signal conversion as shown in Figure 27. A differentially coupled transformer output provides the optimum distortion performance for output signals whose spectral content lies within the transformer's passband. An RF transformer such as the Mini-Circuits T1-1T provides excellent rejection of common-mode distortion (i.e., even-order harmonics) and noise over a wide frequency range. It also provides electrical isolation and the ability to deliver twice the power to the load. Transformers with different impedance ratios may also be used for impedance matching purposes. Note that the transformer provides ac coupling only.




Figure 27. Differential Output Using a Transformer

The center tap on the primary side of the transformer must be connected to ACOM to provide the necessary dc current path for both IOUTA and IOUTB. The complementary voltages appearing at IOUTA and IOUTB (i.e.,  $V_{OUTA}$  and  $V_{OUTB}$ ) swing symmetrically around ACOM and should be maintained with the specified output compliance range of the AD9754. A differential resistor,  $R_{DIFF}$ , may be inserted in applications in which the output of the transformer is connected to the load,  $R_{LOAD}$ , via a passive reconstruction filter or cable.  $R_{DIFF}$  is determined by the transformer's impedance ratio and provides the proper source termination that results in a low VSWR. Note that approximately half the signal power will be dissipated across  $R_{DIFF}$ .

#### **DIFFERENTIAL USING AN OP AMP**

An op amp can also be used to perform a differential-to-single-ended conversion as shown in Figure 28. The AD9754 is configured with two equal load resistors,  $R_{LOAD}$ , of 25  $\Omega$ . The differential voltage developed across IOUTA and IOUTB is converted to a single-ended signal via the differential op amp configuration. An optional capacitor can be installed across IOUTA and IOUTB, forming a real pole in a low-pass filter. The addition of this capacitor also enhances the op amp's distortion performance by preventing the DAC's high slewing output from overloading the op amp's input.

The common-mode rejection of this configuration is typically determined by the resistor matching. In this circuit, the differential op amp circuit is configured to provide some additional signal gain. The op amp must operate from a dual supply since its output is approximately  $\pm 1.0$  V. A high speed amplifier such as the AD8055 or AD9632 capable of preserving the differential




Figure 28. DC Differential Coupling Using an Op Amp

performance of the AD9754 while meeting other system level objectives (i.e., cost, power) should be selected. The op amps differential gain, its gain setting resistor values and full-scale output swing capabilities should all be considered when optimizing this circuit.

The differential circuit shown in Figure 29 provides the necessary level-shifting required in a single supply system. In this case, AVDD, which is the positive analog supply for both the AD9754 and the op amp, is also used to level-shift the differential output of the AD9754 to midsupply (i.e., AVDD/2). The AD8041 is a suitable op amp for this application.




Figure 29. Single-Supply DC Differential Coupled Circuit

#### SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT

Figure 30 shows the AD9754 configured to provide a unipolar output range of approximately 0 V to +0.5 V for a doubly terminated 50  $\Omega$  cable since the nominal full-scale current,  $I_{\rm OUTFS}$ , of 20 mA flows through the equivalent  $R_{\rm LOAD}$  of 25  $\Omega$ . In this case,  $R_{\rm LOAD}$  represents the equivalent load resistance seen by IOUTA or IOUTB. The unused output (IOUTA or IOUTB) can be connected to ACOM directly or via a matching  $R_{\rm LOAD}$ . Different values of  $I_{\rm OUTFS}$  and  $R_{\rm LOAD}$  can be selected as long as the positive compliance range is adhered to. One additional consideration in this mode is the integral nonlinearity (INL) as discussed in the Analog Output section of this data sheet. For optimum INL performance, the single-ended, buffered voltage output configuration is suggested.




Figure 30. 0 V to +0.5 V Unbuffered Voltage Output

### SINGLE-ENDED BUFFERED VOLTAGE OUTPUT CONFIGURATION

Figure 31 shows a buffered single-ended output configuration in which the op amp U1 performs an I-V conversion on the AD9754 output current. U1 maintains IOUTA (or IOUTB) at a virtual ground, thus minimizing the nonlinear output impedance effect on the DAC's INL performance as discussed in the Analog Output section. Although this single-ended configuration typically provides the best dc linearity performance, its ac distortion performance at higher DAC update rates may be limited by U1's slewing capabilities. U1 provides a negative unipolar output voltage and its full-scale output voltage is simply the product of  $R_{\rm FB}$  and  $I_{\rm OUTFS}$ . The full-scale output should be set within U1's voltage output swing capabilities by scaling  $I_{\rm OUTFS}$  and/or  $R_{\rm FB}$ . An improvement in ac distortion performance may result with a reduced  $I_{\rm OUTFS}$  since the signal current U1 will be required to sink will be subsequently reduced.




Figure 31. Unipolar Buffered Voltage Output

### POWER AND GROUNDING CONSIDERATIONS, POWER SUPPLY REJECTION

Many applications seek high speed and high performance under less than ideal operating conditions. In these circuits, the implementation and construction of the printed circuit board design is as important as the circuit design. Proper RF techniques must be used for device selection, placement and routing as well as power supply bypassing and grounding to ensure optimum performance. Figures 39-44 illustrate the recommended printed circuit board ground, power and signal plane layouts which are implemented on the AD9754 evaluation board.

One factor that can measurably affect system performance is the ability of the DAC output to reject dc variations or ac noise superimposed on the analog or digital dc power distribution (i.e., AVDD, DVDD). This is referred to as Power Supply Rejection Ratio (PSRR). For dc variations of the power supply, the resulting performance of the DAC directly corresponds to a gain error associated with the DAC's full-scale current, I<sub>OUTFS</sub>. AC noise on the dc supplies is common in applications where the power distribution is generated by a switching power supply. Typically, switching power supply noise will occur over the spectrum from tens of kHz to several MHz. PSRR vs. frequency of the AD9754 AVDD supply, over this frequency range, is given in Figure 32.




Figure 32. Power Supply Rejection Ratio of AD9754

Note that the units in Figure 32 are given in units of (amps out)/ (volts in). Noise on the analog power supply has the effect of modulating the internal switches, and therefore the output current. The voltage noise on the dc power, therefore, will be added in a nonlinear manner to the desired I<sub>OUT</sub>. Due to the relative different sizes of these switches, PSRR is very code dependent. This can produce a mixing effect which can modulate low frequency power supply noise to higher frequencies. Worst case PSRR for either one of the differential DAC outputs will occur when the full-scale current is directed towards that output. As a result, the PSRR measurement in Figure 32 represents a worst case condition in which the digital inputs remain static and the full-scale output current of 20 mA is directed to the DAC output being measured.

REV. A -15-

An example serves to illustrate the effect of supply noise on the analog supply. Suppose a switching regulator with a switching frequency of 250 kHz produces 10 mV rms of noise and for simplicity sake (i.e., ignore harmonics), all of this noise is concentrated at 250 kHz. To calculate how much of this undesired noise will appear as current noise super imposed on the DAC's full-scale current,  $I_{\rm OUTFS}$ , one must determine the PSRR in dB using Figure 32 at 250 kHz. To calculate the PSRR for a given  $R_{\rm LOAD}$ , such that the units of PSRR are converted from A/V to V/V, adjust the curve in Figure 32 by the scaling factor  $20 \times Log$  ( $R_{\rm LOAD}$ ). For instance, if  $R_{\rm LOAD}$  is 50  $\Omega$ , the PSRR is reduced by 34 dB (i.e., PSRR of the DAC at 1 MHz which is 74 dB in Figure 32 becomes 40 dB  $V_{\rm OUT}/V_{\rm IN}$ ).

Proper grounding and decoupling should be a primary objective in any high speed, high resolution system. The AD9754 features separate analog and digital supply and ground pins to optimize the management of analog and digital ground currents in a system. In general, AVDD, the analog supply, should be decoupled to ACOM, the analog common, as close to the chip as physically possible. Similarly, DVDD, the digital supply, should be decoupled to DCOM as close as physically as possible.

For those applications requiring a single +5 V or +3 V supply for both the analog and digital supply, a clean analog supply may be generated using the circuit shown in Figure 33. The circuit consists of a differential LC filter with separate power supply and return lines. Lower noise can be attained using low ESR type electrolytic and tantalum capacitors.




Figure 33. Differential LC Filter for Single +5 V or +3 V Applications

Maintaining low noise on power supplies and ground is critical to obtain optimum results from the AD9754. If properly implemented, ground planes can perform a host of functions on high speed circuit boards: bypassing, shielding current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from each other, with the analog ground plane confined to the areas covering the analog signal traces, and the digital ground plane confined to areas covering the digital interconnects.

All analog ground pins of the DAC, reference and other analog components should be tied directly to the analog ground plane. The two ground planes should be connected by a path 1/8 to 1/4 inch wide underneath or within 1/2 inch of the DAC to maintain optimum performance. Care should be taken to ensure that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC as well as any clock signals. On the analog side, this includes the DAC output signal, reference signal and the supply feeders.

The use of wide runs or planes in the routing of power lines is also recommended. This serves the dual role of providing a low series impedance power supply to the part, as well as providing some "free" capacitive decoupling to the appropriate ground plane. It is essential that care be taken in the layout of signal and power ground interconnects to avoid inducing extraneous voltage drops in the signal ground paths. It is recommended that all connections be short, direct and as physically close to the package as possible in order to minimize the sharing of conduction paths between different currents. When runs exceed an inch in length, strip line techniques with proper termination resistors should be considered. The necessity and value of this resistor will be dependent upon the logic family used.

For a more detailed discussion of the implementation and construction of high speed, mixed signal printed circuit boards, refer to Analog Devices' application notes AN-280 and AN-333.

### MULTITONE PERFORMANCE CONSIDERATIONS AND CHARACTERIZATION

The frequency domain performance of high speed DACs has traditionally been characterized by analyzing the spectral output of a reconstructed full-scale (i.e., 0 dBFS), single-tone sine wave at a particular output frequency and update rate. Although this characterization data is useful, it is often insufficient to reflect a DAC's performance for a reconstructed multitone or spread-spectrum waveform. In fact, evaluating a DAC's spectral performance using a full-scale, single tone at the highest specified frequency (i.e., f<sub>H</sub>) of a bandlimited waveform is typically indicative of a DAC's "worst-case" performance for that given waveform. In the time domain, this full-scale sine wave represents the lowest peak-to-rms ratio or crest factor (i.e., V<sub>PEAK</sub>/V rms) that this bandlimited signal will encounter.




Figure 34a. Multitone Spectral Plot

However, the inherent nature of a multitone, spread spectrum, or QAM waveform, in which the spectral energy of the waveform is spread over a designated bandwidth, will result in a higher peak-to-rms ratio when compared to the case of a simple sine wave. As the reconstructed waveform's peak-to-average ratio increases, an increasing amount of the signal energy is concentrated around the DAC's midscale value. Figure 34a is just one example of a bandlimited multitone vector (i.e., eight tones) centered around one-half the Nyquist bandwidth (i.e.,

 $f_{CLOCK}/4$ ). This particular multitone vector, has a peak-to-rms ratio of 13.5 dB compared to a sine waves peak-to-rms ratio of 3 dB. A "snapshot" of this reconstructed multitone vector in the time domain as shown in Figure 34b reveals the higher signal content around the midscale value. As a result, a DAC's "small-scale" dynamic and static linearity becomes increasingly critical in obtaining low intermodulation distortion and maintaining sufficient carrier-to-noise ratios for a given modulation scheme.

A DAC's small-scale linearity performance is also an important consideration in applications where additive dynamic range is required for gain control purposes or "predistortion" signal conditioning. For instance, a DAC with sufficient dynamic range can be used to provide additional gain control of its reconstructed signal. In fact, the gain can be controlled in 6 dB increments by simply performing a shift left or right on the DAC's digital input word. Other applications may intentionally




Figure 34b. Time Domain "Snapshot" of the Multitone Waveform

predistort a DAC's digital input signal to compensate for nonlinearities associated with the subsequent analog components in the signal chain. For example, the signal compression associated with a power amplifier can be compensated for by predistorting the DAC's digital input with the inverse nonlinear transfer function of the power amplifier. In either case, the DAC's performance at reduced signal levels should be carefully evaluated.

A full-scale single tone will induce all of the dynamic and static nonlinearities present in a DAC that contribute to its distortion and hence SFDR performance. Referring to Figure 3, as the frequency of this reconstructed full-scale, single-tone waveform increases, the dynamic nonlinearities of any DAC (i.e., AD9754) tend to dominate thus contributing to the roll-off in its SFDR performance. However, unlike most DACs, which employ an R-2R ladder for the lower bit current segmentation, the AD9754 (as

well as other TxDAC members) exhibits an improvement in distortion performance as the amplitude of a single tone is reduced from its full-scale level. This improvement in distortion performance at reduced signal levels is evident if one compares the SFDR performance vs. frequency at different amplitudes (i.e., 0 dBFS, -6 dBFS and -12 dBFS) and sample rates as shown in Figures 4 through 7. Maintaining decent "small-scale" linearity across the full span of a DAC transfer function is also critical in maintaining excellent multitone performance.

Although characterizing a DAC's multitone performance tends to be application-specific, much insight into the potential performance of a DAC can also be gained by evaluating the DAC's swept power (i.e., amplitude) performance for single, dual and multitone test vectors at different clock rates and carrier frequencies. The DAC is evaluated at different clock rates when reconstructing a specific waveform whose amplitude is decreased in 3 dB increments from full-scale (i.e., 0 dBFS). For each specific waveform, a graph showing the SFDR (over Nyquist) performance vs. amplitude can be generated at the different tested clock rates as shown in Figures 9–11. Note that the carrier(s)-to-clock ratio remains constant in each figure. In each case, an improvement in SFDR performance is seen as the amplitude is reduced from 0 dBFS to approximately –9.0 dBFS.

A multitone test vector may consist of several equal amplitude, spaced carriers each representative of a channel within a defined bandwidth as shown in Figure 37a. In many cases, one or more tones are removed so the intermodulation distortion performance of the DAC can be evaluated. Nonlinearities associated with the DAC will create spurious tones of which some may fall back into the "empty" channel thus limiting a channel's carrier-to-noise ratio. Other spurious components falling outside the band of interest may also be important, depending on the system's spectral mask and filtering requirements.

This particular test vector was centered around one-half the Nyquist bandwidth (i.e.,  $f_{\rm CLOCK}/4$ ) with a passband of  $f_{\rm CLOCK}/16$ . Centering the tones at a much lower region (i.e.,  $f_{\rm CLOCK}/10$ ) would lead to an improvement in performance while centering the tones at a higher region (i.e.,  $f_{\rm CLOCK}/2.5$ ) would result in a degradation in performance.

REV. A –17–

#### **APPLICATIONS**

#### **VDSL Applications Using the AD9754**

Very High Frequency Digital Subscriber Line (VDSL) technology is growing rapidly in applications requiring data transfer over relatively short distances. By using QAM modulation and transmitting the data in multiple discrete tones, high data rates can be achieved.

As with other multitone applications, each VDSL tone is capable of transmitting a given number of bits, depending on the signal to noise ratio (SNR) in a narrow band around that tone. The tones are evenly spaced over the range of several kHz to 10 MHz. At the high frequency end of this range, performance is generally limited by cable characteristics and environmental factors, such as external interferers. Performance at the lower frequencies is much more dependent on the performance of the components in the signal chain. In addition to in-band noise, intermodulation from other tones can also potentially interfere with the recovery of data for a given tone. The two graphs in Figure 35 represent a 500 tone missing bin test vector, with frequencies evenly spaced from 400 Hz to 10 MHz. This test is very commonly done to determine if distortion will limit the number of bits which can transmitted in a tone. The test vector has a series of missing tones around 750 kHz, which is represented in Figure 35a, and a series of missing tones around 5 MHz, which is represented in Figure 35b. In both cases, the spurious free range between the transmitted tones and the empty bins is greater than 60 dB.




Figure 35a. Notch in missing bin at 750 kHz is down >60 dB. Peak amplitude = 0 dBm.




Figure 35b. Notch in missing bin at 5 MHz is down >60 dB. Peak amplitude = 0 dBm.

#### CDMA

Carrier Division Multiple Access, or CDMA, is an air transmit/ receive scheme where the signal in the transmit path is modulated with a pseudorandom digital code (sometimes referred to as the spreading code). The effect of this is to spread the transmitted signal across a wide spectrum. Similar to a DMT waveform, a CDMA waveform containing multiple subscribers can be characterized as having a high peak to average ratio (i.e., crest factor), thus demanding highly linear components in the transmit signal path. The bandwidth of the spectrum is defined by the CDMA standard being used, and in operation is implemented by using a spreading code with particular characteristics.

Distortion in the transmit path can lead to power being transmitted out of the defined band. The ratio of power transmitted in-band to out-of-band is often referred to as Adjacent Channel Power (ACP). This is a regulatory issue due to the possibility of interference with other signals being transmitted by air. Regulatory bodies define a spectral mask outside of the transmit band, and the ACP must fall under this mask. If distortion in the transmit path cause the ACP to be above the spectral mask, then filtering, or different component selection is needed to meet the mask requirements.

Figure 36 shows an example of the AD9754 used in a W-CDMA transmitter application using the AD6122 CDMA 3 V transmitter IF subsystem. The AD6122 has functions, such as external gain control and low distortion characteristics, needed for the superior Adjacent Channel Power (ACP) requirements of WCDMA.




Figure 36. CDMA Transmit Application Using AD9754

Figure 37 shows the AD9754 reconstructing a wideband, or W-CDMA test vector with a bandwidth of 5 MHz, centered at 15.625 MHz and being sampled at 62.5 MSPS. ACP for the given test vector is measured at 70 dB.




Figure 37. CDMA Signal, Sampled at 65 MSPS, Adjacent Channel Power >70 dB

#### **AD9754 EVALUATION BOARD**

#### **General Description**

The AD9754-EB is an evaluation board for the AD9754 14-bit DAC converter. Careful attention to layout and circuit design, combined with a prototyping area, allows the user to easily and effectively evaluate the AD9754 in any application where high resolution, high speed conversion is required.

This board allows the user the flexibility to operate the AD9754 in various configurations. Possible output configurations include transformer coupled, resistor terminated, inverting/noninverting and differential amplifier outputs. The digital inputs are designed to be driven directly from various word generators with the onboard option to add a resistor network for proper load termination. Provisions are also made to operate the AD9754 with either the internal or external reference or to exercise the power-down feature.

Refer to the application note AN-420 for a thorough description and operating instructions for the AD9754 evaluation board.

REV. A -19-




Figure 38. Evaluation Board Schematic




Figure 39. Silkscreen Layer—Top




Figure 40. Component Side PCB Layout (Layer 1)




Figure 41. Ground Plane PCB Layout (Layer 2)




Figure 42. Power Plane PCB Layout (Layer 3)




Figure 43. Solder Side PCB Layout (Layer 4)





Figure 44. Silkscreen Layer—Bottom

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 28-Lead, 300 Mil SOIC (R-28)



### 28-Lead Thin Shrink Small Outline (RU-28)

