т	٨	D	ı	Ε	ſ	ì		r	n	N	ľ	ΓC	: 1	۱	T	C	•
	н	D	L	L	u	и	Γ	u	u	ш		IC	- 1	٧		J)

Features	Absolute Maximum Ratings	5
Applications1	ESD Caution	5
Pin Configurations	Typical Performance Characteristics	6
General Description1	Theory of Operation	13
Revision History	Functional Description	13
Specifications	Outline Dimensions	22
Electrical Specifications	Ordering Guide	22
REVISION HISTORY	Changes to Specifications	
5/08—Rev. E to Rev. F	Changes to Ordering Guide	
Changes to Figure 178	Updated Outline Dimensions	17
Changes to Functional Description Section	10/02—Rev. B to Rev. C.	
Changes to THD Readings vs. Common-Mode Voltage	Updated Ordering Guide	4
Section	Edits to Figure 15	
Changes to Output Current Capability Section	Updated Outline Dimensions	
Changes to Figure 66 and Figure 67	5/02—Rev. A to Rev. B	
Changes to Figure 68		TT · 1
Replaced Second-Order Low-Pass Filter Section	Addition of Part Number AD8620	
11/06—Rev. D to Rev. E	Addition of 8-Lead SOIC (R-8 Suffix) Drawing	
	Changes to General Description	
Updated Format	Additions to Specifications	
Changes to Table 1	Change to Electrical Specifications	
Changes to Table 2	Additions to Ordering Guide	
Changes to Outline Dimensions	Replace TPC 29	
Changes to Ordering Guide	Add Channel Separation Test Circuit Figure	
	Add Channel Separation Graph	
2/04—Rev. C to Rev. D.	Changes to Figure 26	15

Theory of Operation
Functional Description
Outline Dimensions
Ordering Guide
Changes to Specifications
Changes to Ordering Guide4
Updated Outline Dimensions
10/02—Rev. B to Rev. C.
Updated Ordering Guide4
Edits to Figure 15
Updated Outline Dimensions
5/02—Rev. A to Rev. B
Addition of Part Number AD8620Universal
Addition of 8-Lead SOIC (R-8 Suffix) Drawing1
Changes to General Description1
Additions to Specifications2
Change to Electrical Specifications
Additions to Ordering Guide4
Replace TPC 298
Add Channel Separation Test Circuit Figure9
Add Channel Separation Graph9
Changes to Figure 26
Addition of High-Speed, Low Noise Differential Driver
section
Addition of Figure 30

SPECIFICATIONS

@ V_{S} = ± 5.0 V, V_{CM} = 0 V, T_{A} = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (AD8610B)	Vos			45	100	μV
		-40°C < T _A < +125°C		80	200	μV
Offset Voltage (AD8620B)	Vos			45	150	μV
		-40°C < T _A < +125°C		80	300	μV μV
Offset Voltage (AD8610A/AD8620A)	Vos			85	250	μV
		25°C < T _A < 125°C		90	350	μV
		-40°C < T _A < +125°C		150	850	μV
Input Bias Current	I _B		-10	+2	+10	pА
		-40 °C < T_A < $+85$ °C	-250	+130	+250	pА
		-40°C < T _A < +125°C	-2.5	+1.5	+2.5	nA
Input Offset Current	los		-10	+1	+10	pА
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$	-75	+20	+75	pA
		-40°C < T _A < +125°C	-150	+40	+150	pА
Input Voltage Range			-2		+3	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -1.5 \text{ V to } +2.5 \text{ V}$	90	95		dB
Large Signal Voltage Gain	A _{VO}	$R_L = 1 \text{ k}\Omega, V_O = -3 \text{ V to } +3 \text{ V}$	100	180		V/mV
Offset Voltage Drift (AD8610B)	ΔVos/ΔΤ	-40°C < T _A < +125°C		0.5	1	μV/°C
Offset Voltage Drift (AD8620B)	$\Delta V_{OS}/\Delta T$	-40°C < T _A < +125°C		0.5	1.5	μV/°C
Offset Voltage Drift (AD8610A/AD8620A)	ΔVos/ΔT	-40°C < T _A < +125°C		0.8	3.5	μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$R_L = 1 \text{ k}\Omega$, $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	3.8	4		V
Output Voltage Low	V _{OL}	$R_L = 1 \text{ k}\Omega, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		-4	-3.8	V
Output Current	Іоит	$V_{OUT} > \pm 2 V$		±30		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5 \text{ V to } \pm 13 \text{ V}$	100	110		dB
Supply Current per Amplifier	I _{SY}	$V_O = 0 V$		2.5	3.0	mA
		-40°C < T _A < +125°C		3.0	3.5	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 k\Omega$	40	50		V/µs
Gain Bandwidth Product	GBP			25		
Settling Time	ts	$A_V = +1, 4 \text{ V step, to } 0.01\%$		350		ns
NOISE PERFORMANCE		•				
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		1.8		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		6		
Current Noise Density	in	f = 1 kHz		5		
Input Capacitance	CIN					
Differential Mode				8		рF
Common Mode				15		
Channel Separation	Cs					
f = 10 kHz				137		dB
f = 300 kHz				120		

ELECTRICAL SPECIFICATIONS

@ $V_S = \pm 13$ V, $V_{CM} = 0$ V, $T_A = 25$ °C, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (AD8610B)	Vos			45	100	μV
		-40°C < T _A < +125°C		80	200	μV
Offset Voltage (AD8620B)	Vos			45	150	μV
		-40°C < T _A < +125°C		80	300	μV μV
Offset Voltage (AD8610A/AD8620A)	Vos			85	250	μV
		25°C < T _A < 125°C		90	350	μV
		-40°C < T _A < +125°C		150	850	μV μV μV μV μV μV μV pA pA pA pA pA pA pA v dB V/mV μV/°C μV/°C μV/°C ν W MA MA MA MHz ns
Input Bias Current	I _B		-10	+3	+10	рА
•		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$	-250	+130	+250	pА
		-40°C < T _A < +125°C	-3.5		+3.5	nA
Input Offset Current	los		-10	+1.5	+10	рА
·		-40°C < T _A < +85°C	-75	+20	+75	pA
		-40°C < T _A < +125°C	-150	+40	+150	
Input Voltage Range			-10.5		+10.5	
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -10 \text{ V to } +10 \text{ V}$	90	110		dB
Large Signal Voltage Gain	Avo	$R_L = 1 \text{ k}\Omega, V_O = -10 \text{ V to } +10 \text{ V}$	100	200		V/mV
Offset Voltage Drift (AD8610B)	ΔV _{OS} /ΔT	-40°C < T _A < +125°C		0.5	1	
Offset Voltage Drift (AD8620B)	$\Delta V_{OS}/\Delta T$	-40°C < T _A < +125°C		0.5	1.5	
Offset Voltage Drift (AD8610A/AD8620A)	$\Delta V_{OS}/\Delta T$	-40°C < T _A < +125°C		0.8	3.5	
OUTPUT CHARACTERISTICS		100000000000000000000000000000000000000				F
Output Voltage High	V _{OH}	$R_L = 1 \text{ k}\Omega$, $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	+11.75	+11.84		V
Output Voltage Low	Vol	$R_L = 1 \text{ k}\Omega$, $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	111.75	-11.84	-11.75	1 -
Output Current	lout	V _{OUT} > 10 V		±45	11.73	_
Short-Circuit Current	I _{SC}	10017 101		±65		
POWER SUPPLY	150					
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5 \text{ V to } \pm 13 \text{ V}$	100	110		dВ
Supply Current per Amplifier	I _{SY}	$V_0 = 0$ V	100	3.0	3.5	
Supply Culterit per Ampliner	121	-40°C < T _A < +125°C		3.5	4.0	μV μV μV μV μV μV μV pA pA pA pA pA pA pA V dB V/mV μV/°C μV/γC μC μC μC μC μC μC μC μC μC μ
DYNAMIC PERFORMANCE		10 C \ 1A \ 1 123 C		3.3	1.0	11171
Slew Rate	SR	$R_L = 2 k\Omega$	40	60		V/IIS
Gain Bandwidth Product	GBP	11 2 1122	"	25		
Settling Time	t _s	$A_V = +1$, 10 V step, to 0.01%		600		
NOISE PERFORMANCE		π = 11, 10 ν στερ, το σ.σ 1/σ		000		113
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		1.8		uV n-
Voltage Noise Voltage Noise Density	e _n p-p	f = 1 kHz		6		
Current Noise Density	i _n	f = 1 kHz		5		
Input Capacitance	C _{IN}	1 - 1 1112				174/ \/ [
Differential Mode	CIN			8		nE
Common Mode				15		
				13		þΓ
Channel Separation	Cs			127		٩n
f = 10 kHz				137		
f = 300 kHz				120	1	aR

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	27.3 V
Input Voltage	V_{S-} to V_{S+}
Differential Input Voltage	±Supply voltage
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Junction Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Thermal Resistance

Package Type	θ_{JA}^{1}	θ _{JC}	Unit
8-Lead MSOP (RM)	190	44	°C/W
8-Lead SOIC (R)	158	43	°C/W

 $^{^1}$ θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for a device soldered in circuit board for surface-mount packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Input Offset Voltage




Figure 4. Input Offset Voltage vs. Temperature at ± 13 V (300 Amplifiers)




Figure 5. Input Offset Voltage




Figure 6. Input Offset Voltage vs. Temperature at ± 5 V (300 Amplifiers)




Figure 7. Input Offset Voltage Drift




Figure 8. Input Bias Current vs. Common-Mode Voltage




Figure 9. Supply Current vs. Supply Voltage




Figure 10. Supply Current vs. Temperature




Figure 11. Supply Current vs. Temperature




Figure 12. Output Voltage to Supply Rail vs. Resistance Load




Figure 13. Output Voltage High vs. Temperature




Figure 14. Output Voltage Low vs. Temperature




Figure 15. Output Voltage High vs. Temperature




Figure 16. Output Voltage Low vs. Temperature




Figure 17. Open-Loop Gain and Phase vs. Frequency




Figure 18. Closed-Loop Gain vs. Frequency




Figure 19. Avo vs. Temperature




Figure 20. Avo vs. Temperature




Figure 21. PSRR vs. Frequency




Figure 22. PSRR vs. Frequency




Figure 23. PSRR vs. Temperature




Figure 24. CMRR vs. Frequency




Figure 25. Positive Overvoltage Recovery




Figure 26. Negative Overvoltage Recovery




Figure 27. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 28. Input Voltage Noise Density vs. Frequency




Figure 29. Z_{OUT} vs. Frequency




Figure 30. Zout vs. Frequency




Figure 31. Input Bias Current vs. Temperature




Figure 32. Small Signal Overshoot vs. Load Capacitance




Figure 33. Small Signal Overshoot vs. Load Capacitance




Figure 34. No Phase Reversal




Figure 35. Large Signal Response at G = +1




Figure 36. +Slew Rate at G = +1




Figure 37. –Slew Rate at G = +1




Figure 38. Large Signal Response at G = -1




Figure 39. +Slew Rate at G = -1




Figure 40. –Slew Rate at G = -1

THEORY OF OPERATION




Figure 41. Channel Separation Test Circuit

FUNCTIONAL DESCRIPTION

The AD8610/AD8620 are manufactured on the Analog Devices, Inc., XFCB (eXtra fast complementary bipolar) process. XFCB is fully dielectrically isolated (DI) and used in conjunction with N-channel JFET technology and thin film resistors (that can be trimmed) to create the JFET input amplifier. Dielectrically isolated NPN and PNP transistors fabricated on XFCB have an $f_{\tau} > 3$ GHz. Low TC thin film resistors enable very accurate offset voltage and offset voltage temperature coefficient trimming. These process breakthroughs allow Analog Devices IC designers to create an amplifier with faster slew rate and more than 50% higher bandwidth at half of the current consumed by its closest competition. The AD8610/AD8620 are unconditionally stable in all gains, even with capacitive loads well in excess of 1 nF. The AD8610B grade achieves less than 100 µV of offset and 1 µV/°C of offset drift, numbers usually associated with very high precision bipolar input amplifiers. The AD8610 is offered in the tiny 8-lead MSOP as well as narrow 8-lead SOIC surface-mount packages and is fully specified with supply voltages from ±5.0 V to ±13 V. The very wide specified temperature range, up to 125°C, guarantees superior operation in systems with little or no active cooling.

The unique input architecture of the AD8610/AD8620 features extremely low input bias currents and very low input offset voltage. Low power consumption minimizes the die temperature and maintains the very low input bias current. Unlike many competitive JFET amplifiers, the AD8610/AD8620 input bias currents are low even at elevated temperatures. Typical bias currents are less than 200 pA at 85°C. The gate current of a JFET doubles every 10°C, resulting in a similar increase in input bias current over temperature. Give special care to the PC board layout to minimize leakage currents between PCB traces. Improper layout and board handling generates a leakage current that exceeds the bias current of the AD8610/AD8620.




Figure 42. AD8620 Channel Separation Graph

Power Consumption

A major advantage of the AD8610/AD8620 in new designs is the power saving capability. Lower power consumption of the AD8610/AD8620 makes them much more attractive for portable instrumentation and for high density systems, simplifying thermal management, and reducing power-supply performance requirements. Compare the power consumption of the AD8610 vs. the OPA627 in Figure 43.




Figure 43. Supply Current vs. Temperature

Driving Large Capacitive Loads

The AD8610/AD8620 have excellent capacitive load driving capability and can safely drive up to 10 nF when operating with a ± 5.0 V supply. Figure 44 and Figure 45 compare the AD8610/AD8620 against the OPA627 in the noninverting gain configuration driving a 10 k Ω resistor and 10,000 pF capacitor placed in parallel on its output, with a square wave input set to a frequency of 200 kHz. The AD8610/AD8620 have much less ringing than the OPA627 with heavy capacitive loads.




Figure 44. OPA627 Driving $C_L = 10,000 pF$




Figure 45. AD8610/AD8620 Driving $C_L = 10,000 pF$

The AD8610/AD8620 can drive much larger capacitances without any external compensation. Although the AD8610/AD8620 are stable with very large capacitive loads, remember that this capacitive loading limits the bandwidth of the amplifier. Heavy capacitive loads also increase the amount of overshoot and ringing at the output. Figure 47 and Figure 48 show the AD8610/AD8620 and the OPA627 in a noninverting gain of +2 driving 2 μF of capacitance load. The ringing on the OPA627 is much larger in magnitude and continues 10 times longer than the AD8610/AD8620.




Figure 46. Capacitive Load Drive Test Circuit




Figure 47. OPA627 Capacitive Load Drive, $A_V = +2$




Figure 48. AD8610/AD8620 Capacitive Load Drive, $A_V = +2$

Slew Rate (Unity Gain Inverting vs. Noninverting)

Amplifiers generally have a faster slew rate in an inverting unity gain configuration due to the absence of the differential input capacitance. Figure 49 through Figure 52 show the performance of the AD8610/AD8620 configured in a unity gain of –1 compared to the OPA627. The AD8610/AD8620 slew rate is more symmetrical, and both the positive and negative transitions are much cleaner than in the OPA627.




Figure 49. +Slew Rate of AD8610/AD8620 in Unity Gain of -1




Figure 50. +Slew Rate of OPA627 in Unity Gain of -1




Figure 51. - Slew Rate of AD8610/AD8620 in Unity Gain of -1




Figure 52. –Slew Rate of OPA627 in Unity Gain of –1

The AD8610/AD8620 have a very fast slew rate of 60 V/ μ s even when configured in a noninverting gain of +1. This is the toughest condition to impose on any amplifier because the input commonmode capacitance of the amplifier generally makes its SR appear worse. The slew rate of an amplifier varies according to the voltage difference between its two inputs. To observe the maximum SR, a voltage difference of about 2 V between the inputs must be ensured. This is required for virtually any JFET op amp so that one side of the op amp input circuit is completely off, thus maximizing the current available to charge and discharge the internal compensation capacitance. Lower differential drive voltages produce lower slew rate readings. A JFET input op amp with a slew rate of 60 V/ μ s at unity gain with V_{IN} = 10 V may slew at 20 V/ μ s if it is operated at a gain of +100 with V_{IN} = 100 mV.

The slew rate of the AD8610/AD8620 is double that of the OPA627 when configured in a unity gain of +1 (see Figure 53 and Figure 54).




Figure 53. +Slew Rate of AD8610/AD8620 in Unity Gain of +1





Figure 54. +Slew Rate of OPA627 in Unity Gain of +1

The slew rate of an amplifier determines the maximum frequency at which it can respond to a large signal input. This frequency (known as full power bandwidth or FPBW) can be calculated for a given distortion (for example, 1%) from the equation

$$FPBW = \frac{SR}{\left(2\pi \times V_{PEAK}\right)}$$



Input Overvoltage Protection

When the input of an amplifier is driven below V_{EE} or above V_{CC} by more than one V_{BE}, large currents flow from the substrate through the negative supply (V-) or the positive supply (V+), respectively, to the input pins and can destroy the device. If the input source can deliver larger currents than the maximum forward current of the diode (>5 mA), a series resistor can be added to protect the inputs. With its very low input bias and offset current, a large series resistor can be placed in front of the AD8610/AD8620 inputs to limit current to below damaging levels. Series resistance of 10 k Ω generates less than 25 μV of offset. This $10 \text{ k}\Omega$ allows input voltages more than 5 V beyond either power supply. Thermal noise generated by the resistor adds 7.5 nV/ $\sqrt{\text{Hz}}$ to the noise of the AD8610/AD8620. For the AD8610/ AD8620, differential voltages equal to the supply voltage do not cause any problems (see Figure 55). In this context, note that the high breakdown voltage of the input FETs eliminates the need to include clamp diodes between the inputs of the amplifier, a practice that is mandatory on many precision op amps. Unfortunately, clamp diodes greatly interfere with many application circuits, such as precision rectifiers and comparators. The AD8610/ AD8620 are free from these limitations.




Figure 56. Unity Gain Follower

No Phase Reversal

Many amplifiers misbehave when one or both of the inputs are forced beyond the input common-mode voltage range. Phase reversal is typified by the transfer function of the amplifier, effectively reversing its transfer polarity. In some cases, this can cause lockup and even equipment damage in servo systems and can cause permanent damage or no recoverable parameter shifts to the amplifier itself. Many amplifiers feature compensation circuitry to combat these effects, but some are only effective for the inverting input. The AD8610/AD8620 are designed to prevent phase reversal when one or both inputs are forced beyond their input common-mode voltage range.




Figure 57. No Phase Reversal

THD Readings vs. Common-Mode Voltage

Total harmonic distortion of the AD8610/AD8620 is well below 0.0006% with any load down to 600 Ω . The AD8610 outperforms the OPA627 for distortion, especially at frequencies above 20 kHz.




Figure 58. AD8610 vs. OPA627 THD + Noise @ $V_{CM} = 0 V$




Figure 59. THD + Noise vs. Frequency

Noise vs. Common-Mode Voltage

The AD8610/AD8620 noise density varies only 10% over the input range, as shown in Table 5.

Table 5. Noise vs. Common-Mode Voltage

V_{CM} at $f = 1$ kHz (V)	Noise Reading (nV/√Hz)
-10	7.21
-5	6.89
0	6.73
+5	6.41
+10	7.21

Settling Time

The AD8610/AD8620 have a very fast settling time, even to a very tight error band, as can be seen from Figure 60. The AD8610/AD8620 are configured in an inverting gain of +1 with 2 k Ω input and feedback resistors. The output is monitored with a 10×, 10 M Ω , 11.2 pF scope probe.




Figure 60. AD8610/AD8620 Settling Time vs. Error Band




Figure 61. OPA627 Settling Time vs. Error Band

The AD8610/AD8620 maintain this fast settling time when loaded with large capacitive loads, as shown in Figure 62.




Figure 62. AD8610/AD8620 Settling Time vs. Load Capacitance




Figure 63. OPA627 Settling Time vs. Load Capacitance

Output Current Capability

The AD8610/AD8620 can drive very heavy loads due to its high output current. It is capable of sourcing or sinking 45 mA at ± 10 V output. The short-circuit current is quite high and the part is capable of sinking about 95 mA and sourcing over 60 mA while operating with supplies of ± 13 V. Figure 64 and Figure 65 compare the output voltage vs. load current of AD8610/AD8620 and OPA627.




Figure 64. AD8610/AD8620 Dropout from ± 13 V vs. Load Current




Figure 65. OPA627 Dropout from ± 15 V vs. Load Current

Although operating conditions imposed on the AD8610/AD8620 ($\pm 13~V$) are less favorable than the OPA627 ($\pm 15~V$), it can be seen that the AD8610/AD8620 have much better drive capability (lower headroom to the supply) for a given load current.

Operating with Supplies Greater than ±13 V

The AD8610/AD8620 maximum operating voltage is specified at ± 13 V. When ± 13 V is not readily available, an inexpensive LDO can provide ± 12 V from a nominal ± 15 V supply.

Input Offset Voltage Adjustment

Offset of AD8610 is very small and normally does not require additional offset adjustment. However, the offset adjust pins can be used as shown in Figure 66 to further reduce the dc offset. By using resistors in the range of $50 \, k\Omega$, offset trim range is $\pm 3.3 \, \text{mV}$.




Figure 66. Offset Voltage Nulling Circuit

Programmable Gain Amplifier (PGA)

The combination of low noise, low input bias current, low input offset voltage, and low temperature drift make the AD8610/ AD8620 a perfect solution for programmable gain amplifiers. PGAs are often used immediately after sensors to increase the dynamic range of the measurement circuit. Historically, the large on resistance of switches (combined with the large $I_{\rm B}$ currents of amplifiers) created a large dc offset in PGAs. Recent and improved monolithic switches and amplifiers completely remove these problems. A PGA discrete circuit is shown in Figure 67. In Figure 67, when the 10 pA bias current of the AD8610 is dropped across the (<5 Ω) $R_{\rm ON}$ of the switch, it results in a negligible offset error.

When high precision resistors are used, as in the circuit of Figure 67, the error introduced by the PGA is within the ½ LSB requirement for a 16-bit system.




Figure 67. High Precision PGA

1. Room temperature error calculation due to R_{ON} and I_B

$$\Delta V_{OS} = I_B \times R_{ON} = 2 \text{ pA} \times 5 \Omega = 10 \text{ pV}$$

$$Total \ Offset = \text{AD8610} \ (Offset) + \Delta V_{OS}$$

$$Total \ Offset = \text{AD8610} \ (Offset_Trimmed) + \Delta V_{OS}$$

$$Total \ Offset = 5 \ \mu\text{V} + 10 \ \text{pV} \approx 5 \ \mu\text{V}$$

2. Full temperature error calculation due to $R_{\rm ON}$ and $I_{\rm B}$

$$\Delta V_{OS}$$
 (@ 85°C) = I_B (@ 85°C) × R_{ON} (@ 85°C) = 250 pA × 15 Ω = 3.75 nV

3. The temperature coefficient of switch and AD8610/AD8620 combined is essentially the same as the $T_{\rm C}V_{\rm OS}$ of the AD8610/AD8620.

$$\begin{split} \Delta V_{OS}/\Delta T(total) &= \Delta V_{OS}/\Delta T(\text{AD8610/AD8620}) + \\ \Delta V_{OS}/\Delta T(I_B \times R_{ON}) \\ \Delta V_{OS}/\Delta T(total) &= 0.5 \ \mu\text{V/°C} + 0.06 \ \text{nV/°C} \approx 0.5 \ \mu\text{V/°C} \end{split}$$

High Speed Instrumentation Amplifier

The 3-op-amp instrumentation amplifiers shown in Figure 68 can provide a range of gains from unity up to 1000 or higher. The instrumentation amplifier configuration features high common-mode rejection, balanced differential inputs, and stable, accurately defined gain. Low input bias currents and fast settling are achieved with the JFET input AD8610/AD8620. Most instrumentation amplifiers cannot match the high frequency performance of this circuit. The circuit bandwidth is 25 MHz at a gain of 1, and close to 5 MHz at a gain of 10. Settling time for the entire circuit is 550 ns to 0.01% for a 10 V step (gain = 10). Note that the resistors around the input pins need to be small enough in value so that the RC time constant they form in combination with stray circuit capacitance does not reduce circuit bandwidth.




Figure 68. High Speed Instrumentation Amplifier

High Speed Filters

The four most popular configurations are Butterworth, Elliptical, Bessel (Thompson), and Chebyshev. Each type has a response that is optimized for a given characteristic, as shown in Table 6.

In active filter applications using operational amplifiers, the dc accuracy of the amplifier is critical to optimal filter performance. The offset voltage and bias current of the amplifier contribute to output error. Input offset voltage is passed by the filter and can be amplified to produce excessive output offset. For low frequency applications requiring large value input resistors, bias and offset currents flowing through these resistors also generate an offset voltage.

At higher frequencies, the dynamic response of the amplifier must be carefully considered. In this case, slew rate, bandwidth, and open-loop gain play a major role in amplifier selection. The slew rate must be both fast and symmetrical to minimize distortion. The bandwidth of the amplifier, in conjunction with the gain of the filter, dictates the frequency response of the filter. The use of high performance amplifiers, such as the AD8610/AD8620, minimizes both dc and ac errors in all active filter applications.

Second-Order, Low-Pass Filter

Figure 69 shows the AD8610 configured as a second-order, Butterworth, low-pass filter. With the values as shown, the design corner was 1 MHz, and the bench measurement was 974 kHz. The wide bandwidth of the AD8610/AD8620 allows corner frequencies into the megahertz range, but the input capacitances should be taken into account by making C1 and C2 smaller than the calculated values. The following equations can be used for component selection:

R1 = R2 = User Selected (Typical Values = $10 \text{ k}\Omega$ to $100 \text{ k}\Omega$)

$$C1 = \frac{1.414}{(2\pi)(f_{CUTOFF})(R1)}$$

$$C2 = \frac{0.707}{(2\pi)(f_{CUTOFF})(R1)}$$

where C1 and C2 are in farads.




Figure 69. Second-Order, Low-Pass Filter

Table 6. Filter Types

Туре	Sensitivity	Overshoot	Phase	Amplitude (Pass Band)
Butterworth	Moderate	Good		Maximum flat
Chebyshev	Good	Moderate	Nonlinear	Equal ripple
Elliptical	Best	Poor		Equal ripple
Bessel (Thompson)	Poor	Best	Linear	

High Speed, Low Noise Differential Driver

The AD8620 is a perfect candidate as a low noise differential driver for many popular ADCs. There are also other applications (such as balanced lines) that require differential drivers. The circuit of Figure 70 is a unique line driver widely used in industrial applications. With $\pm 13~\mathrm{V}$ supplies, the line driver can deliver a differential signal of 23 V p-p into a 1 k Ω load. The high slew rate and wide bandwidth of the AD8620 combine to yield a full power bandwidth of 145 kHz while the low noise front end produces a referred-to-input noise voltage spectral density of 6 nV/√Hz. The design is a balanced transmission system without transformers, where output common-mode rejection of noise is of paramount importance. Like the transformer-based design, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. This allows the design to be easily set to noninverting, inverting, or differential operation.






Figure 70. Differential Driver

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 71. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 72. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8610AR	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610AR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610AR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610ARZ ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610ARZ-REEL ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610ARZ-REEL7 ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610ARM-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	B0A
AD8610ARM-R2	-40°C to +125°C	8-Lead MSOP	RM-8	B0A
AD8610ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	B0A#
AD8610ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	B0A#
AD8610BR	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610BR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610BR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610BRZ ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610BRZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8610BRZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620AR	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620AR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620AR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620ARZ-REEL ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620BR	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620BR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620BR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620BRZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620BRZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8620BRZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	

 $^{^1}$ Z = RoHS Compliant Part, # denotes RoHs-compliant product can be top or bottom marked.

NOTES

A	D	8	6	1	0/	'A	D	8	6	2	0	

NOTES

