TABLE OF CONTENTS

REVISION HISTORY

7/2018—Rev. C to Rev. D

Changes to Figure 28, Figure 29, and High Precision Programmable Gain Amplifier Section ... 11
Changes to Ordering Guide ... 13

1/2006—Rev. B to Rev. C

Updated Format ... Universal
Removed TO-99 Package ... Universal
Deleted AD707 References ... Universal
Deleted LT1002 Reference ... 1
Deleted Figure 1 ... 1
Deleted Metalization Photograph ... 5
Moved Figure 25, Figure 26, and Figure 27 to Theory of Operation section ... 10
Updated Outline Dimensions ... 13
Changes to Ordering Guide ... 13

2/1991—Rev. A to Rev. B

SPECIFICATIONS

At 25°C and ±15 V dc, unless otherwise noted.

Table 1.

Parameter	Conditions	AD708J/AD708A Min[1]	AD708J/AD708A Typ	AD708J/AD708A Max[1]	AD708B Min[1]	AD708B Typ	AD708B Max[1]	AD708S Min[1]	AD708S Typ	AD708S Max[1]	Unit
INPUT OFFSET VOLTAGE[2]			30	**100**		5	**50**		5	**30**	µV
	T_{MIN} to T_{MAX}		50	150		15	65		15	50	µV
Drift			0.3	1.0		0.1	0.4		0.1	0.3	µV/°C
Long Term Stability			0.3			0.3			0.3		µV/month
INPUT BIAS CURRENT			1.0	**2.5**		0.5	**1.0**		0.5	**1**	nA
	T_{MIN} to T_{MAX}		2.0	4.0		1.0	**2.0**		1.0	**4**	nA
Average Drift			15	40		10	25		10	30	pA/°C
OFFSET CURRENT	V_{CM} = 0 V		0.5	**2.0**		0.1	**1.0**		0.1	**1**	nA
	T_{MIN} to T_{MAX}		2.0	4.0		0.2	1.5		0.2	**1.5**	nA
Average Drift			2	60		1	25		1	25	pA/°C
MATCHING CHARACTERISTICS[3]											
Offset Voltage				**80**			50			**30**	µV
	T_{MIN} to T_{MAX}			150			75			**50**	µV
Offset Voltage Drift				1.0			0.4			**0.3**	µV/°C
Input Bias Current				**4.0**			**1.0**			**1.0**	nA
	T_{MIN} to T_{MAX}			5.0			2.0			**2.0**	nA
Common-Mode Rejection		**120**	140		**130**	140		**130**	140		dB
	T_{MIN} to T_{MAX}	110			130			**130**			dB
Power Supply Rejection		**110**			**120**			**120**			dB
	T_{MIN} to T_{MAX}	110			120			**120**			dB
Channel Separation		135			140			140			dB
INPUT VOLTAGE NOISE	0.1 Hz to 10 Hz		0.23	0.6		0.23	0.6		0.23	**0.35**	µV p-p
	f = 10 Hz		10.3	18		10.3	12		10.3	12	nV/√Hz
	f = 100 Hz		10.0	13.0		10.0	11.0		10.0	11	nV/√Hz
	f = 1 kHz		9.6	11.0		9.6	11.0		9.6	11	nV/√Hz
INPUT CURRENT NOISE	0.1 Hz to 10 Hz		14	35		14	35		14	35	pA p-p
	f = 10 Hz		0.32	0.9		0.32	0.8		0.32	0.8	pA/√Hz
	f = 100 Hz		0.14	0.27		0.14	0.23		0.14	0.23	pA/√Hz
	f = 1 kHz		0.12	0.18		0.12	0.17		0.12	0.17	pA/√Hz
COMMON-MODE REJECTION RATIO	V_{CM} = ±13 V	**120**	140		**130**	140		**130**	140		dB
	T_{MIN} to T_{MAX}	120	140		130	140		**130**	140		dB
OPEN-LOOP GAIN	V_O = ±10 V										
	R_{LOAD} ≥ 2 kΩ	**3**	10		**5**	10		**4**	10		V/µV
	T_{MIN} to T_{MAX}	3	10		5	10		**4**	7		V/µV
POWER SUPPLY REJECTION RATIO	V_S = ±3 V to ±18 V	**110**	130		**120**	130		**120**	130		dB
	T_{MIN} to T_{MAX}	110	130		120	130		**120**	130		dB
FREQUENCY RESPONSE											
Closed-Loop Bandwidth		0.5	0.9		0.5	0.9		0.5	0.9		MHz
Slew Rate		0.15	0.3		0.15	0.3		0.15	0.3		V/µs
INPUT RESISTANCE											
Differential			60			200			200		MΩ
Common Mode			200			400			400		GΩ

Parameter	Conditions	AD708J/AD708A			AD708B			AD708S			Unit
		Min[1]	Typ	Max[1]	Min[1]	Typ	Max[1]	Min[1]	Typ	Max[1]	
OUTPUT VOLTAGE	$R_{LOAD} \geq 10$ kΩ	**13.5**	14		**13.5**	14.0		**13.5**	14		±V
	$R_{LOAD} \geq 2$ kΩ	**12.5**	13.0		**12.5**	13.0		**12.5**	13		±V
	$R_{LOAD} \geq 1$ kΩ	**12.0**	12.5		**12.0**	12.5		**12.0**	12.5		±V
	T_{MIN} to T_{MAX}	12.0	13.0		12.0	13.0		**12.0**	13		±V
OPEN-LOOP OUTPUT RESISTANCE			60			60			60		Ω
POWER SUPPLY											
Quiescent Current			4.5	5.5		4.5	5.5		4.5	5.5	mA
Power Consumption	$V_S = \pm 15$ V		135	**165**		135	**165**		135	**165**	mW
	$V_S = \pm 3$ V		12	**18**		12	**18**		12	**18**	mW
Operating Range		±3		±18	±3		±18	±3		±18	V

[1] All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.
[2] Input offset voltage specifications are guaranteed after five minutes of operation at $T_A = 25°C$.
[3] Matching is defined as the difference between parameters of the two amplifiers.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	±22 V
Internal Power Dissipation[1]	
Input Voltage[2]	$\pm V_S$
Output Short-Circuit Duration	Indefinite
Differential Input Voltage	$+V_S$ and $-V_S$
Storage Temperature Range (Q)	−65°C to +150°C
Storage Temperature Range (N)	−65°C to +125°C
Lead Temperature (Soldering 60 sec)	300°C

[1] Thermal Characteristics
8-lead PDIP: θ_{JC} = 33°C/W, θ_{JA} = 100°C/W
8-lead CERDIP: θ_{JC} = 30°C/W, θ_{JA} = 110°C/W
[2] For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

V_S = ±15 V and T_A = 25°C, unless otherwise noted.



Figure 2. Input Common-Mode Range vs. Supply Voltage



Figure 3. Output Voltage Swing vs. Supply Voltage



Figure 4. Output Voltage Swing vs. Load Resistance



Figure 5. Supply Current vs. Supply Voltage



Figure 6. Typical Distribution of Offset Voltage Drift



Figure 7. Output Impedance vs. Frequency



Figure 8. Input Bias Current vs. Differential Input Voltage



Figure 11. Open-Loop Gain vs. Temperature



Figure 9. Input Noise Spectral Density



Figure 12. Open-Loop Gain vs. Supply Voltage



Figure 10. 0.1 Hz to 10 Hz Voltage Noise



Figure 13. Open-Loop Gain and Phase vs. Frequency



Figure 14. Common-Mode Rejection vs. Frequency



Figure 15. Large Signal Frequency Response



Figure 16. Power Supply Rejection vs. Frequency



Figure 17. Small Signal Transient Response; $A_V = +1$, $R_L = 2$ kΩ, $C_L = 50$ pF



Figure 18. Small Signal Transient Response; $A_V = +1$, $R_L = 2$ kΩ, $C_L = 1000$ pF

MATCHING CHARACTERISTICS



Figure 19. Typical Distribution of Offset Voltage Match



Figure 22. Typical Distribution of Input Offset Current Match



Figure 20. Typical Distribution of Offset Voltage Drift Match



Figure 23. PSRR Match vs. Temperature



Figure 21. Typical Distribution of Input Bias Current Match



Figure 24. Common-Mode Rejection Ratio (CMRR) Match vs. Temperature

THEORY OF OPERATION

CROSSTALK PERFORMANCE

The AD708 exhibits very low crosstalk as shown in Figure 25, Figure 26, and Figure 27. Figure 25 shows the offset voltage induced on Side B of the AD708 when Side A output is moving slowly (0.2 Hz) from −10 V to +10 V under no load. This is the least stressful situation to the part because the overall power in the chip does not change. Only the location of the power in the output device changes. Figure 26 shows the input offset voltage change to Side B when Side A is driving a 2 kΩ load. Here the power changes in the chip with the maximum power change occurring at 7.5 V. Figure 27 shows crosstalk under the most severe conditions. Side A is connected as a follower with 0 V input, and is forced to sink and source ±5 mA of output current.

Power = (30 V)(5 mA) = 150 mW

Even this large change in power causes only an 8 µV (linear) change in the input offset voltage of Side B.



Figure 25. Crosstalk with No Load



Figure 26. Crosstalk with 2 kΩ Load



Figure 27. Crosstalk Under Forced Source and Sink Conditions

OPERATION WITH A GAIN OF −100

To show the outstanding dc precision of the AD708 in a real application, Table 3 shows an error budget calculation for a gain of −100. This configuration is shown in Figure 28.

Table 3.

Error Sources	Maximum Error Contribution, A_V = 100 (S Grade), (Full Scale: V_{OUT} = 10 V, V_{IN} = 100 mV)	
V_{OS}	30 µV/100 mV	= 300 ppm
I_{OS}	(100 kΩ)(1 nA)/10 V	= 10 ppm
Gain (2 kΩ Load)	10 V/(5 × 106)/100 mV	= 20 ppm
Noise	0.35 mV/100 mV	= 4 ppm
V_{OS} Drift	(0.3 mV/°C)/100 mV	= 3 ppm/°C
Total Unadjusted Error	At 25°C	= 334 ppm > 11 bits
	−55°C to +125°C	= 634 ppm > 10 bits
With Offset Calibrated Out	At 25°C	= 34 ppm > 14 bits
	−55°C to +125°C	= 334 ppm > 11 bits



Figure 28. Gain of −100 Configuration

This error budget assumes no error in the resistor ratio and no error from power supply variation (the 120 dB minimum PSRR of the AD708S makes this a good assumption). The external resistors can cause gain error from mismatch and drift over temperature.

HIGH PRECISION PROGRAMMABLE GAIN AMPLIFIER

The 3-op-amp programmable gain amplifier shown in Figure 29 utilizes the matching characteristics of the AD708 to achieve high dc precision.



Figure 29. Precision PGA

The gains of the circuit are controlled by the select lines, A0 and A1, of the ADG1209 multiplexer and are 1, 10, 100, and 1000 in this design.

The input stage attains very high dc precision due to the 30 µV maximum offset voltage match of the AD708 and the 1 nA maximum input bias current match. The accuracy is maintained over temperature because of the ultralow drift performance of the AD708.

The AD8276 unity-gain difference amplifier eliminates the need for trimming in the second stage of the instrumentation amplifier. The AD8276 has on-chip resistors that are laser trimmed for excellent gain accuracy and high CMRR.

To determine the CMRR, follow these steps:

1. Connect V_{INB} to V_{INA} and apply an input voltage equal to the maximum and minimum full-scale common mode expected.
2. Use the following equation to determine the CMRR:

$$CMRR = 20 \times \log \frac{\Delta V_{CM}}{\Delta V_{OUT}}$$

where V_{CM} is the common-mode voltage.

To minimize gain errors, follow these steps:

1. Select gain = 10 with the control lines and apply a differential input voltage.
2. Adjust the 10 kΩ potentiometer to V_{OUT} = 10 V_{IN} (adjust V_{IN} magnitude as necessary).
3. Repeat Step 1 and Step 2 for gain = 100 and gain = 1000, adjusting the 1 kΩ and 100 Ω potentiometers, respectively.

The design shown in Figure 29 allows 0.1% gain accuracy and 100 dB common-mode rejection when ±1% resistors and ±10% potentiometers are used.

BRIDGE SIGNAL CONDITIONER

The AD708 can be used in the circuit shown in Figure 30 to produce an accurate and inexpensive dynamic bridge conditioner. The low offset voltage match and low offset voltage drift match of the AD708 combine to achieve circuit performance better than all but the best instrumentation amplifiers. The outstanding specifications of the AD708, such as open-loop gain, input offset currents, and low input bias currents, do not limit circuit accuracy.

As configured, the circuit only requires a gain resistor, R_G, of suitable accuracy and a stable, accurate voltage reference. The transfer function is

$$V_O = V_{REF}\,[\Delta R/(R + \Delta R)][R_G/R]$$

The only significant errors due to the AD708S are

$$V_{OS\_OUT} = (V_{OS\_MATCH})(2R_G/R) = 30\text{ mV}$$

$$V_{OS\_OUT}(T) = (V_{OS\_DRIFT})(2R_G/R) = 0.3\text{ mV/°C}$$

To achieve high accuracy, Resistor R_G should be 0.1% or better with a low drift coefficient.



Figure 30. Bridge Signal Conditioning Circuit



Figure 31. Precision Absolute Value Circuit

PRECISION ABSOLUTE VALUE CIRCUIT

The AD708 is ideally suited to the precision absolute value circuit shown in Figure 31. The low offset voltage match of the AD708 enables this circuit to accurately resolve the input signal. In addition, the tight offset voltage drift match maintains the resolution of the circuit over the full military temperature range. The high dc open-loop gain and exceptional gain linearity allows the circuit to perform well at both large and small signal levels.

In this circuit, the only significant dc errors are due to the offset voltage of the two amplifiers, the input offset current match of the amplifiers, and the mismatch of the resistors. Errors associated with the AD708S contribute less than 0.001% error over −55°C to +125°C.

Maximum error at 25°C

$$\frac{30\,\mu V + (10\,k\Omega)(1\,nA)}{10\,V} = 40\,\mu V/10\,\mu V = 4\text{ ppm}$$

Maximum error at +125°C or −55°C

$$\frac{50\,\mu V + (2\,nA)(10\,k\Omega)}{10\,V} = 7\text{ ppm @ } +125°C$$

Figure 32 shows V_{OUT} vs. V_{IN} for this circuit with a ±3 mV input signal at 0.05 Hz. Note that the circuit exhibits very low offset at the zero crossing. This circuit can also produce $V_{OUT} = -|V_{IN}|$ by reversing the polarity of the two diodes.



Figure 32. Absolute Value Circuit Performance (Input Signal = 0.05 Hz)

SELECTION OF PASSIVE COMPONENTS

Use high quality passive components to take full advantage of the high precision and low drift characteristics of the AD708. Discrete resistors and resistor networks with temperature coefficients of less than 10 ppm/°C are available from Vishay, Caddock, Precision Replacement Parts (PRP), and others.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001-BA
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 33. 8-Lead Plastic Dual In-Line Package [PDIP]
Narrow Body
(N-8)
Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 34. 8-Lead Ceramic Dual In-Line Package [CERDIP]
(Q-8)
Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model[1]	Temperature Range	Package Description	Package Option
AD708JNZ	0°C to +70°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
AD708AQ	−40°C to +85°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
AD708BQ	−40°C to +85°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
AD708SQ/883B	−55°C to +125°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8

[1] Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

D05789-0-7/18(D)