

ORDERING INFORMATION^{①②}


PART NUMBER	BATTERY VOLTAGE	SYSTEM VOLTAGE	PACKAGE	PINS	TEMPERATURE RANGE
ACT3780QY-T	4.2V	4.6V	TQFN44-20	20	-40°C to 85°C
ACT3780QY410-T	4.1V	4.6V	TQFN44-20	20	-40°C to 85°C

①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.

②: Standard product options are identified in this table. Contact factory for custom options. Minimum order quantity is 12,000 units.

PIN CONFIGURATION

Top View



Thin-QFN44-20

PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	nACOK	CHG_IN Status Output. nACOK is an open-drain which sinks current whenever V_{CHG_IN} is within its valid operating range.
2	nBLV1	Battery Voltage level Monitor Output 1. Open-drain output that sinks current when asserted. Connect a 10k or greater pull-up resistors between nBLV1 and a suitable voltage supply. See <i>Battery Voltage Level Indication</i> Section for more information.
3	nBLV2	Battery Voltage level Monitor Output 2. Open-drain output that sinks current when asserted. Connect a 10k or greater pull-up resistors between nBLV2 and a suitable voltage supply. See <i>Battery Voltage Level Indication</i> Section for more information.
4	nSTAT3	CHG_IN OVP Status Output. Open-drain output that sinks current whenever V_{CHG_IN} is greater than OVP threshold 6.9V (typ) while battery is present. For a logic-level charge status indicator, simply connect a 10k or greater pull-up resistor between nSTAT3 and a suitable voltage supply.
5	nSTAT1	Charge State Indicator. Open-drain output with an internal 6mA current limit, allowing this pin to directly drive an indicator LED. For a logic-level charge status indicator, simply connect a 10k or greater pull-up resistor between nSTAT1 and a suitable voltage supply. See the <i>Charging Status Indication</i> Section for more information.
6	nSTAT2	Charge State Indicator. Open-drain output with an internal 6mA current limit, allowing this pin to directly drive an indicator LED. For a logic-level charge status indicator, simply connect a 10k or greater pull-up resistor between nSTAT2 and a suitable voltage supply. See the <i>Charging Status Indication</i> Section for more information.
13	G	Ground.
7	CHG_IN	Power Input. Bypass to G with a high quality ceramic capacitor placed as close to the IC as possible.
8, 9	BAT	Battery Charger output. Connect this pin to the positive terminal of the battery. Bypass to G with a high quality ceramic capacitor placed as close to the IC as possible.
10	CHGLEV	Charging State Select Input. Drive CHGLEV to VSYS or to a logic high for high-current charging mode or drive to G or a logic low for low-current charging mode. See the <i>ACIN and CHGLEV Inputs</i> section for more information.
11	EN	EN Charger Enable Input. Drive to a logic high to enable IC, drive to a logic low to disable the device and enter suspend mode.
12	ISET	Charge Current Set Input. Connect a resistor from ISET to G to set the fast-charge current.
14	ACIN	AC Adaptor Detect Logic Input. Detects presence of a wall adaptor and automatically adjusts the charge current to the maximum charge current level. See the <i>ACIN and CHGLEV Inputs</i> section for more information.
15	TH	Temperature Sensing Input. Connect to battery thermistor terminal. See the <i>Battery Temperature Monitoring</i> section for more information.
16	DCCC	Dynamic Control of Charging Current Set Input. Connect a resistor from DCCC to G to set the DCCC voltage. See the <i>Dynamic Charge Current Control</i> section for more information.
17	BTR	Safety Timer Programming Input. Connect a resistor from BTR to G to set the safety timers. Do not leave this pin floating. See the <i>Charging Safety Timers</i> Section for more information.
18, 19, 20	SYS	System Power Output. Bypass to G with a high quality ceramic capacitor placed as close to the IC as possible.
	EP	Exposed Pad. Must be soldered to ground on the PCB.

ABSOLUTE MAXIMUM RATINGS^①

PARAMETER	VALUE	UNIT
CHG_IN to G	-0.3 to + 14	V
BAT, SYS, BTR, ISET, DCCC, ACIN, CHGLEV, EN, TH, nACOK, nSTAT1, nSTAT2, nSTAT3, nBLV1, nBLV2 to G	-0.3 to + 6	V
Input Current	3.5	A
Output Current (Internal Limit) BAT to SYS	4	A
Maximum Junction Temperature	-40 to 150	°C
Storage Temperature	-60 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CHG_IN} = 5.0V, R_{ISET} = 1kΩ, R_{BTR} = 62kΩ, R_{DCCC} = 18.7kΩ, T_A = 25°C, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ActivePath						
CHG_IN Voltage Range	V _{CHG_IN}		4.35		12	V
CHG_IN UVLO Voltage	V _{UVLO}	Voltage Rising	3.65	3.85	4.05	V
CHG_IN UVLO Hysteresis	V _{HYS(UVLO)}			1.25		V
CHG_IN OVP Threshold	V _{OVP}	Voltage Rising	6.60	6.90	7.20	V
CHG_IN OVP Hysteresis	V _{HYS(OVP)}			360		mV
CHG_IN Supply Current	I _{SUP(CHG_IN)}	V _{CHG_IN} = 6V, V _{BAT} float		60	200	μA
		V _{CHG_IN} = 6V, V _{BAT} = 4.3V, ActivePath™ Enabled and SYS No Load, Charger in EOC or Time Out state or Disabled.		1.8		mA
CHG_IN to SYS On-Resistance	R _{DS(on)_Q1}	I _{SYS} = 100mA		0.3	0.5	Ω
CHG_IN to SYS Current Limit	I _{AC}	ACIN = 1		2.5		A
	I _{USB}	ACIN = G, CHGLEV = G	80	90	100	mA
		ACIN = G, CHGLEV = SYS	400	450	500	mA
SYS and DCCC Regulation						
SYS Regulated Voltage	V _{SYS_REG}	I _{SYS} = 100mA	4.4	4.6	4.8	V
DCCC Pull-Up Current	I _{DCCC}		90	100	110	μA

ELECTRICAL CHARACTERISTICS CONT'D

(V_{CHG_IN} = 5.0V, R_{ISET} = 1kΩ, R_{BTR} = 62kΩ, R_{DCCC} = 18.7kΩ, T_A = 25°C, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Charger							
BAT to SYS On Resistance	R _{DSON_Q2}			50			mΩ
SYS to BAT Turn On Threshold	V _{CHG_ON}	SYS – BAT		40 75			mV
SYS to BAT Turn Off Threshold	V _{CHG_OFF}	SYS – BAT		-30			
Charge Termination Voltage	V _{TERM}	T _A = 25°C	ACT3780QY	4.179	4.200	4.221	V
			ACT3780QY410	4.075	4.100	4.125	
Battery Reverse Leakage Current	I _{BAT_REV}	V _{SYS} < V _{BAT} + 100mV, I _{SYS} = 0mA		2.5 5			μA
Line Regulation		V _{SYS} = 4.5V to 5.5V, I _{BAT} = 10mA		0.025			%/V
ISET Pin Voltage	V _{FSTSET}	Fast Charge		1			V
	V _{PRESET}	Precondition Charge		0.1			
Charge Current	I _{FSTCHG}	V _{BAT} = 3.5V R _{ISET} = 1kΩ	ACIN = G, CHGLEV = G ^①	80	90	100	mA
			ACIN = G, CHGLEV = SYS ^②	400	450	500	
			ACIN = SYS, CHGLEV = G	-17.5%	0.5*ISET	17.5%	
			ACIN = SYS, CHGLEV = SYS	-12.5%	ISET ^③	12.5%	
Precondition Charge Current	I _{PRECHG}	V _{BAT} = 2.5V	ACIN = G, CHGLEV = G	MIN (10%ISET, 90mA)			mA
			ACIN = G, CHGLEV = SYS	10% ISET			
			ACIN = SYS, CHGLEV = G	10% ISET			
			ACIN = SYS, CHGLEV = SYS	10% ISET			
Leakage Current to BAT	I _{LKG_BAT}	V _{CHG_IN} = 5V, Charger is in EOC state or time-out fault state or disabled.		0 5			μA
Precondition Voltage Threshold	V _{PRECHG}	V _{BAT} Voltage Rising		2.7	2.85	3.00	V
Precondition Threshold Hysteresis	V _{HYS(PRECHG)}	V _{BAT} Voltage Falling		150 220			mV
End-of Charge Current Threshold	I _{EOC}	V _{BAT} = 4.2V	ACIN = G	4			%
			ACIN = SYS	10			
Sleep-Mode Entry Threshold	V _{SLPENT}			150 250			mV
Sleep-Mode Exit Threshold	V _{SLPEXIT}			50 150			mV
Charge Restart Threshold	V _{RCH}	V _{SYS} – V _{BAT} , V _{BAT} Falling		150	175	200	mV
Fast Charge Safety Timer	T _{NORMAL}	R _{BTR} = 62kΩ		3			hr
Precondition Safety Timer	T _{PRE}	R _{BTR} = 62kΩ		1 ^④			hr


ELECTRICAL CHARACTERISTICS CONT'D

($V_{CHG_IN} = 5.0V$, $R_{ISET} = 1k\Omega$, $R_{BTR} = 62k\Omega$, $R_{DCCC} = 18.7k\Omega$, $T_A = 25^\circ C$, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Temperature Sense Comparator						
TH Pull-Up Current	I_{TH}	$V_{CHG_IN} > V_{BAT} + 200mV$	92	100	108	μA
V_{TH} Upper Temperature Voltage Threshold	V_{THH}	Down-going, simulate a NTC going hotter	0.475	0.505	0.535	V
V_{TH} Lower Temperature Voltage Threshold	V_{THL}	Up-going, simulate a NTC going colder	2.440	2.510	2.580	V
V_{TH} Hysteresis	V_{HYS}			30	45	mV
EN, ACIN and CHGLEV Inputs						
EN, ACIN, CHGLEV Pin Logic High Input Voltage	V_{IH}		1.4			V
EN, ACIN, CHGLEV Pin Logic Low Input Voltage	V_{IL}				0.4	V
EN Pin Logic Leakage Current	I_{LKG1}	$V_{CHG_IN} = 4.2V$, EN = SYS			1	μA
nSTAT1, nSTAT2, nSTAT3, nACOK, nBLV1, nBLV2 Outputs						
Sink Current	I_{nSTATx}	nSTAT1, nSTAT2	4	6	8	mA
Output Low Voltage	V_{OL}	nSTAT1, nSTAT2, nSTAT3, nACOK, $I_{sink} = 1mA$			0.5	V
	V_{LOL}	nBLV1, nBLV2, $I_{nBLVx} = 2mA$			0.3	V
Leakage Current	I_{LKG2}	nSTAT1, nSTAT2, nSTAT3, nACOK, nBLV1, nBLV2, $V_{nSTATx} = V_{nACOK} = 5V$			1	μA
Thermal Shutdown Regulation						
Thermal Regulation Threshold	T_{TRH}			110		$^\circ C$
Thermal Shutdown Temperature	T_{SHTD}	Temperature Rising		160		$^\circ C$
Thermal Shutdown Hysteresis	$T_{HYS(SHTD)}$	Temperature Falling		25		$^\circ C$

- ①: Charge current is min of 90mA or ISET
 ②: Charge current is min of 450mA or ISET
 ③: $ISET (mA) = 495 / (R_{ISET} (k\Omega) - 0.036)$
 ④: $T_{PRECONDITION} = T_{NORMAL} / 3$ (typ)

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The ACT3780 is a complete battery-charging and system power management solution for portable hand-held equipment using single-cell Lithium-based batteries. The ACT3780 incorporates Active-Semi's patent-pending *ActivePath* architecture which automatically selects the best available input supply for the system, and additionally features a complete, high-accuracy ($\pm 0.5\%$), thermally regulated, Full-Featured single cell linear Li+ charger with an integrated 12V power MOSFET.

ActivePath Architecture

Active-semi's proprietary *ActivePath* architecture performs three important functions:

System Configuration Optimization

Depending upon the state of the input supply, *ActivePath* automatically optimizes the power system configuration. If the input supply is present, *ActivePath* powers the system in parallel with the battery, so that both system power and charge current can be independently managed to ensure that system power requirements are satisfied, the battery can charge as quickly as possible, and to ensure that the total system current does not exceed the capability of the input supply. If the input supply is not present, then *ActivePath* automatically configures the system to draw power from the battery. Finally, if the system current requirement exceeds the capability of the input supply, *ActivePath* automatically configures the battery to support the load in parallel with the input supply, to ensure maximum supply capability to the load under peak-power consumption conditions.

Input MOSFET Power (Q1)

At the input of the ACT3780's *ActivePath* circuit is Q1, an integrated 12V power MOSFET. Q1 is part of an internal low-dropout linear regulator that regulates the system voltage (V_{SYS}) to 4.6V, protecting the system from high-voltage input supplies. Q1 includes several features that can be used to limit the total current drawn from the input supply.

ACIN's current limit is determined primarily by the ACIN input, Q1 operates in "AC-Mode" when ACIN is driven to a logic-high, and Q1 operates in "USB-Mode" when driven to a logic-low. When operating in "AC-Mode", Q1's internal current limit is programmed to 2.5A. When operating in "USB-Mode", Q1's current limit is set to either 450mA,

when CHGLEV is driven to a logic-high, or to 90mA, when CHGLEV is driven to a logic-low. This functionality provides simple means of implementing a solution that operates within the current-capability limitations of the USB port while taking advantage of the high output current capability of AC adapters. For more information about the ACIN input, see the ACIN and CHGLEV Inputs section.

Dual-Function MOSFET (Q2)

Q2 is a dual-function power MOSFET, that serves both as a low-resistance (50m Ω) switch that supplies the load current requirements of the system from the battery when no input supply is present or the system demands more current than the input can provide.

Current-Limits and Charge-Current Programming

ACT3780 provides a flexible current programming scheme that combines the convenience of internal charge current programming with the flexibility of resistor-based charge current programming. Current limits and charge current programming are managed as a function of the ACIN and CHGLEV pins, in combination with R_{ISET} , the resistance connected to the ISET pin.

ACIN and CHGLEV Inputs

ACIN is a logic input that configures the current-limit of input transistor (Q1) as well as that of the battery charger. ACIN features an logic input threshold, so that the input voltage detection threshold may be adjusted with a simple resistive voltage divider. This input also allows a simple, low-cost dual-input charger switch to be implemented with just a few, low-cost components. As shown in the Functional Block Diagram.

When ACIN is driven to a logic high, the *ActivePath* operates in "AC-Mode" and the charger charges at the current programmed by R_{ISET} ,

$$ISET(mA) = 495 / (R_{ISET}(k\Omega) - 0.036) \quad (1)$$

When ACIN is driven to a logic-low, the *ActivePath* circuitry operates in "USB-Mode", which enforces a maximum charge current setting of 450mA, if CHGLEV is driven to a logic-high, or 90mA, if CHGLEV is driven to a logic-low.

The ACT3780's charge current settings are summarized in the table below:

Table 1:

ACIN and CHGLEV Inputs Table

ACIN	CHGLEV	Fast Charge Current
High	High	$ISET (mA) = 495 / (R_{ISET} (k\Omega) - 0.036)$
High	Low	$0.5 \times ISET$
Low	High	Min (450mA, ISET)
Low	Low	Min (90mA, ISET)

Note that the actual charging current may be limited to a current that is lower than the programmed fast-charge current due to the ACT3780's internal thermal regulation loop. See the *Thermal Regulation and Protection* section for more information.

Dynamic Charge Current Control (DCCC)

The ACT3780's *ActivePath* Charger features Dynamic Charge Current Control (DCCC) circuitry, which continuously monitors the input supply to prevent input overload conditions. DCCC reduces the charge current when the SYS voltage decreases to V_{DCCC} and stops charging when SYS drops below V_{DCCC} by 1.5% (typical).

The DCCC voltage threshold is programmed by connecting a resistor from DCCC to GA according to the following equation:

$$V_{DCCC} = 2 \times (I_{DCCC} \times R_{DCCC}) \quad (2)$$

Where R_{DCCC} is the value of the external resistor, and I_{DCCC} (100 μ A typical) is the value of the current sourced from DCCC.

Given the tolerances of the R_{DCCC} and I_{DCCC} , the DCCC voltage threshold should be programmed to be no less than 3.3V to prevent triggering the UVLO, and to be no larger than 4.4V to prevent engaging DCCC prematurely. A 19.1k (1%), or 18.7k (1%) resistor for R_{DCCC} is recommended.

Battery Temperature Monitoring

The ACT3780 continuously monitors the temperature of the battery pack by sensing the resistance of its thermistor, and suspends charging if the temperature of the battery pack exceeds the safety limits.

In a typical application, shown in Figure 1, the TH pin is connected to the battery pack's thermistor input. The ACT3780 injects a 100 μ A current out of the TH pin into the thermistor, so that the thermistor

resistance is monitored by comparing the voltage at TH to the internal V_{THH} and V_{THL} thresholds of 0.5V and 2.5V, respectively. When $V_{TH} > V_{THL}$ or $V_{TH} < V_{THH}$ charging and the charge timers are suspended. When V_{TH} returns to the normal range, charging and the charge timers resume.

The net resistance from TH to G required to cross the threshold is given by:


$$100\mu A \times R_{NOM} \times k_{HOT} = 0.5V \rightarrow R_{NOM} \times k_{HOT} = 5k\Omega$$

$$100\mu A \times R_{NOM} \times k_{COLD} = 2.5V \rightarrow R_{NOM} \times k_{COLD} = 25k\Omega$$

where R_{NOM} is the nominal thermistor resistance at room temperature, and k_{HOT} and k_{COLD} are the ratios of the thermistor's resistance at the desired hot and cold thresholds, respectively.

Figure 1:

Simple Configuration



Design Procedure

When designing with thermistors it is important to keep in mind that their nonlinear behavior typically allows one to directly control no more than one threshold at a time. As a result, the design procedure can change depending on which threshold is most critical for a given application.

Most application requirements can be solved using one of three cases,

- 1) Simple solution
- 2) Fix V_{THH} , accept the resulting V_{THL}
- 3) Fix V_{THL} , accept the resulting V_{THH}

The ACT3780 was designed to achieve an operating temperature range that is suitable for most applications with very little design effort. The simple solution is often found to provide reasonable results and should always be used first, then the design procedure may proceed to one of the other solutions if necessary.

In each design example, we refer to the Vishay NTHS series of NTCs, and more specifically those which follow a "curve 2" characteristic. For more information on these NTCs, as well as access to the resistance/temperature characteristic tables referred to in the example, please refer to the Vishay website at <http://www.vishay.com/thermistors>.

Simple Solution

The ACT3780 was designed to accommodate most requirements with very little design effort, but also provides flexibility when additional control over a design is required. Initial thermistor selection is accomplished by choosing one that best meets the following requirements:

$$R_{NOM} = 5k\Omega/k_{HOT}, \text{ and}$$

$$R_{NOM} = 25k\Omega/k_{COLD}$$

where k_{HOT} and k_{COLD} for a given thermistor can be found on its characteristic tables.

Taking a 0°C to 40°C application using a "curve 2" NTC for this example, from the characteristic tables one finds that k_{HOT} and k_{COLD} are 0.5758 and 2.816, respectively, and the R_{NOM} that most closely satisfies these requirements is therefore around 8.8kΩ. Selecting 10kΩ as the nearest standard value, calculate k_{COLD} and k_{HOT} as:

$$k_{COLD} = V_{THL}/(I_{TH} \times R_{NOM}) = 2.5V/(100\mu A \times 10k\Omega) = 2.5$$

$$k_{HOT} = V_{THH}/(I_{TH} \times R_{NOM}) = 0.5V/(100\mu A \times 10k\Omega) = 0.5$$

Identifying these values on the curve 2 characteristic tables indicates that the resulting operating temperature range is 2°C to 44°C, vs. the design goal of 0°C to 40°C. This example demonstrates that one can satisfy common operating temperature ranges with very little design effort.

Fix V_{THL}

For demonstration purposes, supposing that we had selected the next closest standard thermistor value of 6.8kΩ in the example above, we would have obtained the following results:

$$k_{COLD} = V_{THL}/(I_{TH} \times R_{NOM}) = 2.5V/(100\mu A \times 6.8k\Omega) = 3.67$$

$$k_{HOT} = V_{THH}/(I_{TH} \times R_{NOM}) = 0.5V/(100\mu A \times 6.8k\Omega) = 0.74$$

which, according to the characteristic tables would have resulted in an operating temperature range of -6°C to 33°C vs. the design goal of 0°C to 40°C.

In this case, one can add resistance in series with the thermistor to shift the range upwards, using the following equation:

$$(V_{THH}/I_{TH}) = k_{HOT}(@40^{\circ}C) \times R_{NOM} + R$$

$$R = (V_{THH}/I_{TH}) - k_{HOT}(@40^{\circ}C) \times R_{NOM}$$

$$R = (0.5V/100\mu A) - 0.5758 \times 6.8k\Omega$$

Finally,

$$R = 5k\Omega - 3.9k\Omega = 1.1k\Omega$$

This result shows that adding 1.1kΩ in series with the thermistor sets the net resistance from TH to G to be 0.5V at 40°C, satisfying V_{THH} at the correct temperature. Adding this resistance, however, also impacts the lower temperature limit as follows:

$$V_{THL}/I_{TH} = k_{COLD}(@TC) \times R_{NOM} + R$$

$$k_{COLD}(@TC) = (V_{THL}/I_{TH} - R)/R_{NOM}$$

Finally,

$$k_{COLD}(@TC) = (25k\Omega - 1.1k\Omega)/6.8k\Omega = 3.51$$

Reviewing the characteristic curves, the lower threshold is found to move to -5°C, a change of only 1°C. As a result, the system satisfies the upper threshold of 40°C with an operating temperature range of -5°C to 40°C, vs. our design target of 0°C to 40°C. It is informative to highlight that due to the NTC behavior of the thermistor, the relative impact on the lower threshold is significantly smaller than the impact on the upper threshold.

Fix V_{THH}

Following the same example as above, the "unadjusted" results yield an operating temperature range of -6°C to 33°C vs. the design goal of 0°C to 40°C. In applications that favor V_{THH} over V_{THL} , however, one can control the voltage present at TH at low temperatures by connecting a resistor in parallel with I_{TH} . The desired resistance can be found using the following equation:

$$(I_{TH} + (V_{CHG_IN} - V_{THL})/R) \times k_{COLD}(@0^{\circ}C) \times R_{NOM} = V_{THL}$$

Rearranging yields

$$R = (V_{CHG_IN} - V_{THL})/(V_{THL}/(k_{COLD}(@0^{\circ}C) \times R_{NOM}) - I_{TH})$$

$$R = (5V - 2.5V)/(2.5V/(2.816 \times 6.8k\Omega) - 100\mu A)$$

$$R = 82k\Omega$$

Adding 82kΩ in parallel with the current source increases the net current flowing into the thermistor, thus increasing the voltage at TH. Adding this resistance, however, also impacts the upper temperature limit:

$$V_{THH} = (I_{TH} + (V_{CHG_IN} - V_{THH})/R) \times k_{HOT}(@40^{\circ}C) \times R_{NOM}$$

Rearranging yields,

$$K_{HOT}(@TC) = V_{THH} / (R_{NOM} \times (I_{TH} + (V_{CHG_IN} - V_{THH})/R))$$

$$K_{HOT}(@TC) = 0.5V / (6.8k\Omega \times (100\mu A + (5V - 0.5V)/82k\Omega)) = 0.4748$$

Reviewing the characteristic curves, the upper threshold is found to move to 45°C, a change of about 14°C. Adding the parallel resistance has allowed us to achieve our desired lower threshold of 0°C with an operating temperature range of 0°C to 45°C, vs. our design target of 0°C to 40°C.

Thermal Regulation and Protection

The ACT3780 features an internal thermal regulation loop that reduces the charging current as necessary to ensure that the die temperature does not rise beyond the thermal regulation threshold of 110°C. This feature protects the ACT3780 against excessive junction temperature and makes the device more accommodating to aggressive thermal designs. Note, however, that attention to good thermal designs is required to achieve the fastest possible charge time by maximizing charge current. In order to account for the extended total charge time resulting from operation in thermal regulation mode, the charge timeout periods are extended proportionally to the reduction in charge current. The conditions that cause the ACT3780 to reduce charge current in accordance to the internal thermal regulation loop can be approximated by calculating the power dissipated in the part.

The ACT3780 also features thermal shutdown for further protection. When the device temperature exceeds 160°C, the device will automatically turn off to prevent the IC from damage. After the die temperature decreases below 135°C, the IC will

automatically restart.

Charging Safety Timers

The ACT3780 features a programmable safety charging timer by setting an external resistor from BTR pin to G (R_{BTR}). The time out period is calculated as shown in Figure 2. The maximum R_{BTR} should not be larger than 68kΩ.

If the timeout period expires without change termination, the ACT3780 will jump to EOC state.

If the ACT3780 detects that the charger remains in precondition for longer than the precondition time out period (which determined as $T_{NORMAL}/3$), the ACT3780 turns off the charger and generates a FAULT to ensure prevent charging a bad cell.

Figure 2:




Figure 3:
Fix V_{THL} Configuration





Figure 4:
Fix V_{THH} Configuration



Charging Status Indication

The ACT3780 provides nSTAT1 and nSTAT2 Outputs to indicate the Charging Status of the charger. These are two open-drain outputs which sink current when asserted and high-Z otherwise. These outputs have internal 6mA current limits, and are capable of directly driving LEDs, without the need of current-limiting resistors or other external circuitry, for a visual charge-status indication. To drive an LED, simply connect the LED between each pin and an appropriate supply (typically V_{SYS}). For a logic level indication, simply connect a resistor from each output to a appropriate voltage supply. For more details, see table 2 for LED indication:

Table 2:

Charging Status Indication Table

STATE	nSTAT1	nSTAT2
Precondition	Low	Low
Fast Charge	Low	High
Charge Complete	High	High
Disabled	High	High
Input Floating	High	High
Fault	High	High

Battery Voltage Level Indication

When the battery is being charged, the ACT3780 senses VBAT and features nBLV1 and nBLV2 as two battery voltage level indicator outputs. These are two open-drain outputs which sink current whenever asserted. For logic level indication, simply connect a resistor from each output to an appropriate voltage supply. See below table 3 for more information:

Table 3:

Battery Voltage Level Indication Table

V _{BAT} STATE	nBLV2	nBLV1
$V_{BAT} < 2.8V$	Low	Low
$2.8V \leq V_{BAT} < 3.6V$	Low	High
$3.6V \leq V_{BAT} < 4V$	High	Low
$4V \leq V_{BAT}$	High	High

nACOK Output

The ACT3780's nACOK output provides a logic-level indication of the status of the voltage at CHG_IN. nACOK is an open-drain output which sinks current when a valid input is applied to CHG_IN.

Table 4:

nACOK Output Table

CHG_IN Voltage	nACOK	nSTAT3
$V_{UVLO} < V_{CHG_IN} < V_{OVP}$	Low	X
$V_{CHG_IN} > V_{OVP}$	High	Low
$V_{CHG_IN} < V_{UVLO}$	High	High

Over Voltage Protection (OVP)

The ACT3780 provides over voltage protection function. When the ACT3780 detects the voltage at CHG_IN pin is greater than 6.9V, it automatically turns off the Q1 Power FET and turns on the Q2 to supply the system load from the battery.

nSTAT3 Output

The ACT3780's nSTAT3 output provide a logic level indication of OVP. This is an open-drain Output which sinks current whenever V_{CHG_IN} is greater than 6.9V.

Enable/Disable Input

The ACT3780's EN is used to enable the IC. Driving this pin to a logic high enables the ACT3780. Driving EN pin to a logic low forces the device to enter suspend mode. In suspend mode, if a valid input is present at CHG_IN pin, Q1 is turned off. And the system is powered by the battery via Q2. This feature is designed to limit the power drawn from the input supply (such as USB in suspend mode).


CC/CV Regulation Loop

At the core of the ACT3780's battery charger is a CC/CV regulation loop, which regulates either current or voltage as necessary to ensure fast and safe charging of the battery. In a normal charge cycle, this loop regulates the current to the value set by the external resistor at the ISET pin. Charging continues at this current until the battery cell voltage reaches the termination voltage (default is 4.2V or 4.1V). At this point the CV loop takes over, and charge current is allowed to decrease as necessary to maintain charging at the termination voltage.

Enable/Disable Charging

The ACT3780's DCCC pin can be used to disable charging. By floating the DCCC pin, the charger will be disabled.

Figure 5:
Typical Li+ Charge Profile and ACT3780 Charge States



Charger State-Machine

PRECONDITION State

A new charging cycle begins with the PRECONDITION state, and operation continues in this state until V_{BAT} exceeds the Precondition Threshold Voltage of 2.85V (typ). When operating in PRECONDITION state, the cell is charged at a reduced current, 10% of the programmed maximum fast-charge constant current, ISET. Once V_{BAT} reaches the Precondition Threshold Voltage the state machine jumps to the FAST-CHARGE state. If V_{BAT} does not reach the Precondition Threshold Voltage before the Precondition Timeout period $T_{PRECONDITION}$ expires, then a damaged cell is detected and the state machine jumps to the TIMEOUT- FAULT State. For the Precondition Timeout period, see the *Charging Safety Timers* section for more information.

FAST-CHARGE State

In FAST-CHARGE state, the ACT3780 charges at the current programmed by R_{ISET} (see the *Current Limits* and *Charge Current Programming* section for more information). During a normal charge cycle fast-charge continues in CC mode until V_{BAT} reaches the charge termination voltage (V_{TERM}), at which point the ACT3780 charges in TOP-OFF state. If V_{BAT} does not proceed out of the FAST-CHARGE state before the Normal Timeout period (T_{NORMAL}) expires, then the state machine jumps to the END-OF-CHARGE state and will re-initiate a new charge cycle after 2-4ms “relax”.

TOP-OFF State

In the TOP-OFF state, the cell is charged in constant-voltage (CV) mode. Charge current decreases as charging continues. During a normal charging cycle charging proceeds until the charge current decreases below the END-OF-CHARGE (EOC) threshold, defined as 10% of ISET ($ACIN = 1$) or 4% of ISET ($ACIN = 0$). When this happens, the state-machine terminates the charge cycle and jumps to the EOC state. If the state-machine does not jump out of the TOP-OFF state before the Total-Charge Timeout period expires, the state machine jumps to the EOC state and will re-initiate a new charge cycle when V_{BAT} falls 175mV(typ) below the charge termination voltage.


END-OF-CHARGE State

In the END-OF-CHARGE (EOC) state, the ACT3780 presents a high-impedance to the battery, allowing the cell to “relax” and minimizes battery leakage current. The ACT3780 continues to monitor the cell voltage, however, so that it can re-initiate charging cycles when V_{BAT} falls 175mV(typ) below the charge termination voltage.

SUSPEND State







The ACT3780 features an user-selectable suspend charge mode, which disables the charger but keeps other circuiting functional. The charger can be put into suspend mode by driving EN to logic low. Upon exiting the SUSPEND State, the charge timer is reset and the state machine jumps to PRECONDITION state.

Figure 6:
Charger State Diagram









TYPICAL PERFORMANCE CHARACTERISTICS

($V_{CHG_IN} = 5V$, $R_{DCC} = 18.7k\Omega$, $T_A = 25^\circ C$, unless otherwise specified.)








TYPICAL PERFORMANCE CHARACTERISTICS

($V_{CHG_IN} = 5V$, $R_{DCC} = 18.7k\Omega$, $T_A = 25^\circ C$, unless otherwise specified.)





TYPICAL PERFORMANCE CHARACTERISTICS

($V_{CHG_IN} = 5V$, $R_{DCC} = 18.7k\Omega$, $T_A = 25^\circ C$, unless otherwise specified.)




TYPICAL PERFORMANCE CHARACTERISTICS

($V_{CHG_IN} = 5V$, $R_{DCC} = 18.7k\Omega$, $T_A = 25^\circ C$, unless otherwise specified.)



PACKAGE OUTLINE


TQFN44-20 PACKAGE OUTLINE AND DIMENSIONS



SYMBOL	DIMENSION IN MILLIMETERS		DIMENSION IN INCHES	
	MIN	MAX	MIN	MAX
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.200 REF		0.008 REF	
b	0.180	0.300	0.039	0.012
D	3.900	4.100	0.154	0.161
E	3.900	4.100	0.154	0.161
D2	2.550	2.80	0.090	0.100
E2	2.550	2.80	0.090	0.100
e	0.500 BSC		0.020 BSC	
L	0.300	0.500	0.012	0.020
R	0.200 TYP		0.008 TYP	
K	0.200	---	0.008	---

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-semi.com or visit <http://www.active-semi.com>.

 is a registered trademark of Active-Semi.