1. GENERAL DESCRIPTION

The W78C032C microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the market. It is compatible with the industry standard 80C32 microcontroller series.


The W78C032C contains four 8-bit bidirectional parallel ports, three 16-bit timer/counters, and a serial port. These peripherals are supported by a six-source, two-level interrupt capability. There are 256 bytes of RAM, and the device supports ROMless operation for application programs.

The W78C032C microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the 1.processor.

2. FEATURES

- 8-bit CMOS microcontroller
- · Fully static design
- · Low standby current at full supply voltage
- DC-40 MHz operation
- 256 bytes of on-chip scratchpad RAM
- ROMless operation
- 64K bytes program memory address space
- 64K bytes data memory address space
- Four 8-bit bidirectional ports
- Three 16-bit timer/counters
- One full duplex serial port
- Boolean processor
- Six-source, two-level interrupt capability
- Built-in power management
- Packages:
 - Lead Free (RoHS) DIP 40: W78C032C40DL
 Lead Free (RoHS) PLCC 44: W78C032C40PL
 Lead Free (RoHS) PQFP 44: W78C032C40FL

3. PIN CONFIGURATIONS



Publication Release Date: December 4, 2006 Revision A6

- 3 -

4. PIN DESCRIPTION

P0.0-P0.7

Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

P1.0-P1.7

Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups. Pins P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.

P2.0-P2.7

Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

P3.0-P3.7

Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION			
P3.0	RXD Serial Receive Data			
P3.1	XD Serial Transmit Data			
P3.2	NT0 External Interrupt 0			
P3.3	INT1 External Interrupt 1			
P3.4	T0 Timer 0 Input			
P3.5	T1 Timer 1 Input			
P3.6	WR Data Write Strobe			
P3.7	RD Data Read Strobe			

ĒΑ

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C032C operations.

RST

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.

ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.

nuvoTon

PSEN

Program Store Enable Output, active low. PSEN enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. $\overrightarrow{\text{PSEN}}$ goes to a high state during reset with a weak pull-up.

- 5 -

XTAL1

Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.

XTAL2

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.

Vss, Vcc

Power Supplies. These are the chip ground and positive supplies.



5. FUNCTIONAL DESCRIPTION

The W78C032C architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different instruction and references both a 64K program address space and a 64K data storage space.

5.1 Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C31. Timer 2 is a special feature of the W78C032C: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, autoreload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

5.2 Clock

The W78C032C is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C032C relatively insensitive to duty cycle variations in the clock.

5.2.1 Crystal Oscillator

The W78C032C incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

5.2.2 External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.

5.3 Power Management

5.3.1 Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

nuvoTon

5.3.2 Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.

5.3.3 Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C032C is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

- 7 -



Publication Release Date: December 4, 2006 Revision A6

6. **ELECTRICAL CHARACTERISTICS**

6.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	Vcc-Vss	-0.3	+7.0	V
Input Voltage	Vin	Vss -0.3	Vcc +0.3	V
Operating Temperature	ТА	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

6.2 D.C. Characteristics

Vcc-Vss = 5V ±10%, TA = 25° C, Fosc = 20 MHz unless otherwise specified.

BABAMETER	SYM.	TEAT CONDITIONS	SP			
PARAMETER	SYM. TEST CONDITIONS		MIN.	TYP.	MAX.	UNI
Operating Voltage	Vdd	-	4.5	5	5.5	V
Operating Current	IDD	No load VDD = 5.5V	-	-	30	mA
Idle Current	IIDLE	Idle mode VDD = 5.5V	-	-	6	mA
Power Down Current	IPWDN	Power-down mode VDD = 5.5V	-	-	50	μA
Input Current P1, P3	lin1	VDD = 5.5V VIN = 0V or VDD	-75	-	+10	μA
Input Current RST ^(*2)	lin2	Vdd = 5.5V Vin = Vdd	-	+184	+350	μA
Input Leakage Current P0 ^(*1)	Ilk	VDD = 5.5V 0V <vin<vdd< td=""><td>-10</td><td>-</td><td>+10</td><td>μA</td></vin<vdd<>	-10	-	+10	μA
Output Low Voltage P1, P2 ^(*1) , P3	VOL1	VDD = 4.5V IOL1 = +2 mA	-	-	0.45	V
Output Low Voltage ALE, PSEN, P0 ^(*1)	VOL2	VDD = 4.5V IOL2 = +4 mA	-	-	0.45	V
Output High Voltage P1, P3	VOH1	VDD = 4.5V ΙΟΗ1 = -100 μΑ	2.4	-	-	V
Output High Voltage ALE, PSEN, P0 ^(*1) , P2	Voh2	Vdd = 4.5V Ioh2 = -400 μA	2.4	-	-	V
Input Low Voltage P1, P3	VIL1	VDD = 4.5V	0	-	0.8	V

DC Characteristics, continued

PARAMETER SY	SYM.	TEST CONDITIONS	SP			
FARAMETER	5 T IVI.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Low Voltage XTAL1, RST ^(*3)	VIL2	VDD = 4.5V	0	-	0.8	V
Input High Voltage P1, P3	VIH1	VDD = 5.5V	2.4	1	VDD +0.2	V
Input High Voltage XTAL1, RST ^(*3)	VIH2	VDD = 5.5V	3.5	SPS .	VDD +0.2	V

Notes:

1. P0 and P2 are in external access mode.


2. RST pin has an internal pull-down resistor of about 30K Ω .

3. XTAL1 is a CMOS input and RST is a Schmitt trigger input.

6.3 A.C. Characteristics

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.5 micron CMOS process when using 2 and 4 mA output buffers.

6.3.1 Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	40	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	-	nS	3
Clock Low	TCL	10	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.

6.3.2 Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 TCP-∆		-	nS	4
Address Hold after ALE Low	Таан	1 Тср-∆		-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 ТСР- Δ	25	S-	nS	4
PSEN Low to Data Valid	Tpda	-	Y2	2 TCP	nS	2
Data Hold after PSEN High	TPDH	0	20	1 ТСР	nS	3
Data Float after PSEN High	TPDZ	0	-	1 TCP	nS	
ALE Pulse Width	TALW	2 TCP- Δ	2 TCP	S	nS	4
PSEN Pulse Width	TPSW	3 TCP-Δ	3 Тср	- 20	nS	4

Notes:

1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.

2. Memory access time is 3 TCP.

3. Data have been latched internally prior to $\overrightarrow{\mathsf{PSEN}}$ going high.

4. " Δ " (due to buffer driving delay and wire loading) is 20 nS.

6.3.3 Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	TDAR	3 Тср- Δ	-	3 Tcp+ Δ	nS	1, 2
RD Low to Data Valid	Tdda	-	-	4 Тср	nS	1
Data Hold after RD High	TDDH	0	-	2 Тср	nS	
Data Float after RD High	Tddz	0	-	2 Тср	nS	
RD Pulse Width	Tdrd	6 TCP-Δ	6 TCP	-	nS	2

Notes:

1. Data memory access time is 8 TCP.

2. " Δ " (due to buffer driving delay and wire loading) is 20 nS.

- 10 -

6.3.4 Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 ТСР-∆	-	3 Tcp+ Δ	nS
Data Valid to WR Low	Tdad	1 TCP-Δ	5	-	nS
Data Hold from WR High	Towd	1 Тср-∆		-	nS
WR Pulse Width	Tdwr	6 Тср-∆	6 ТСР	S	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.

6.3.5 Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 TCP	-	3	nS
Port Input Hold from ALE Low	Трдн	0	-	10	nS
Port Output to ALE	Tpda	1 TCP	-	-	nS


Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

- 11 -




7. TIMING WAVEFORMS

7.1 Program Fetch Cycle




7.2 Data Read Cycle




nuvoTon

Timing Waveforms, continued

7.3 Data Write Cycle



7.4 Port Access Cycle



8. TYPICAL APPLICATION CIRCUIT

8.1 Using External Program Memory and Crystal





Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	-
24 MHz	15P	15P	-
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	6.8K

Above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.

nuvoTon



8.2 **Expanded External Data Memory and Oscillator**


Figure B




Publication Release Date: December 4, 2006 Revision A6

9. PACKAGE DIMENSIONS

9.1 40-pin DIP




9.2 44-pin PLCC



- 16 -

nuvoTon

Package Dimensions, continued



- 17 -

Publication Release Date: December 4, 2006 Revision A6

VERSION	DATE	PAGE	DESCRIPTION
A2	July 1999	-	Initial Issued
A3	June, 2004	2	Revise part number in the item of packages
A4	April 19, 2005	17	Add Important Notice
A5	June 7, 2005	2	Add Lead Free (RoHS) parts
10	December 4, 2000		Remove block diagram
A6	December 4, 2006	2	Remove all Leaded package parts

10. REVISION HISTORY

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.