Contents VN5E050AJ-E

Contents

1	Bloc	ck diagram and pin description	5
2	Elec	ctrical specifications	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Electrical characteristics	
	2.4	Waveforms	18
	2.5	Electrical characteristics curves	21
3	Арр	olication information	24
	3.1	GND protection network against reverse battery	24
		3.1.1 Solution 1: resistor in the ground line (RGND only)	24
		3.1.2 Solution 2: diode (D _{GND}) in the ground line	25
	3.2	Load dump protection	25
	3.3	MCU I/O protection	25
	3.4	Current sense and diagnostic	26
		3.4.1 Short to V _{CC} and OFF state open load detection	27
	3.5	Maximum demagnetization energy (V _{CC} = 13.5V)	28
4	Pacl	kage and PCB thermal data	29
	4.1	PowerSSO-12 thermal data	29
5	Pacl	kage information	32
	5.1	ECOPACK [®] packages	32
	5.2	Package mechanical data	32
	5.3	Packing information	34
6	Orde	ler codes	35
7	Revi	vision history	36



VN5E050AJ-E List of tables

List of tables

Table 1.	Pin function	. 5
Table 2.	Suggested connections for unused and not connected pins	
Table 3.	Absolute maximum ratings	. 7
Table 4.	Thermal data	. 8
Table 5.	Power section	. 9
Table 6.	Switching (V _{CC} = 13V; T _i = 25°C)	. 9
Table 7.	Logic inputs	
Table 8.	Protections and diagnostics	10
Table 9.	Current sense (8V <vcc<18v)< td=""><td>11</td></vcc<18v)<>	11
Table 10.	Open load detection (8V <vcc<18v)< td=""><td>12</td></vcc<18v)<>	12
Table 11.	Truth table	16
Table 12.	Electrical transient requirements	17
Table 13.	Thermal parameter	31
Table 14.	PowerSSO-12 mechanical data	33
Table 15.	Device summary	35
Table 16.	Document revision history	36



List of figures VN5E050AJ-E

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	. 6
Figure 3.	Current and voltage conventions	. 7
Figure 4.	Current sense delay characteristics	13
Figure 5.	Open load Off-state delay timing	13
Figure 6.	Switching characteristics	13
Figure 7.	Delay response time between rising edge of ouput current and rising edge of current sens	se
	(CS enabled)	
Figure 8.	Output voltage drop limitation	14
Figure 9.	I _{OUT} /I _{SENSE} vs. I _{OUT}	15
Figure 10.	Maximum current sense ratio drift vs. load current	15
Figure 11.	Normal operation	
Figure 12.	Overload or Short to GND	18
Figure 13.	Intermittent Overload	
Figure 14.	OFF-State Open Load with external circuitry	19
Figure 15.	Short to V _{CC}	20
Figure 16.	T _J evolution in Overload or Short to GND	20
Figure 17.	Off state output current	21
Figure 18.	High level input current	21
Figure 19.	Input clamp level	21
Figure 20.	Input low level	21
Figure 21.	Input high level	21
Figure 22.	Input hysteresis voltage	21
Figure 23.	On state resistance vs. Tcase	22
Figure 24.	On state resistance vs. VCC	22
Figure 25.	Undervoltage shutdown	
Figure 26.	Turn-On voltage slope	
Figure 27.	ILIMH Vs. Tcase	
Figure 28.	Turn-Off voltage slope	
Figure 29.	CS_DIS high level voltage	
Figure 30.	CS_DIS clamp voltage	
Figure 31.	CS_DIS low level voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	
Figure 34.	Maximum turn-Off current versus inductance	
Figure 35.	PowerSSO-12 PC board	
Figure 36.	Rthj-amb Vs. PCB copper area in open box free air condition	
Figure 37.	PowerSSO-12 thermal impedance junction ambient single pulse	30
Figure 38.	Thermal fitting model of a single channel HSD in PowerSSO-12	
Figure 39.	PowerSSO-12 package dimensions	
Figure 40.	PowerSSO-12 tube shipment (no suffix)	
Figure 41.	PowerSSO-12 tape and reel shipment (suffix "TR")	34



1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

TAB = Vcc12 □ N.C. N.C. 2 GND [11 OUTPUT 3 10 INPUT [9 CURRENT SENSE [4 CS_DIS [5 8 OUTPUT 6 N.C. 7 □ N.C.


Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense		Current sense N.C. C		Output	Input	CS_DIS	
Floating	Not allowed	Х	X	Х	Х			
To ground	Through 1 KΩ resistor	Х	Through 22 KΩ resistor	Through 10 KΩ resistor	Through 10 KΩ resistor			

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	V
- I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	Α
- I _{OUT}	Reverse DC output current	20	Α
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
-I _{CSENSE}	DC reverse CS pin current	200	mA
V _{CSENSE}	Current sense maximum voltage	V _{CC} - 41 to +V _{CC}	V
E _{MAX}	Maximum switching energy (single pulse) (L= 3mH; R_L =0 Ω ; V_{bat} =13.5V; T_{jstart} =150°C; I_{OUT} = I_{limL} ($Typ.$))	104	mJ

577

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge		
V _{ESD}	(Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
	- CURRENT SENSE	2000	V
	- CS_DIS	4000	V
	- OUTPUT	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	er Max. value	
R _{thj-case}	Thermal resistance junction-case (with one channel ON)	2.7	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 36.	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8V <V $_{CC}$ < 28V; -40°C< T $_{j}$ <150°C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
R _{ON}	On state resistance	I _{OUT} = 2 A; T _j = 25°C I _{OUT} = 2 A; T _j = 150°C I _{OUT} = 2 A; V _{CC} = 5V; T _j = 25°C			50 100 65	$m\Omega$ $m\Omega$
V _{clamp}	Clamp voltage	I _S = 20 mA	41	46	52	V
I _S	Supply current	Off state; V_{CC} =13V; T_j =25°C; V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} =0V On State; V_{CC} =13V; V_{IN} =5V; I_{OUT} =0A		2 ⁽¹⁾ 1.5	5 ⁽¹⁾	μA mA
I _{L(off1)}	Off state output current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C	0	0.01	3 5	μΑ
V _F	Output - V _{CC} diode voltage	-l _{OUT} = 2A; T _j = 150°C			0.7	V

^{1.} PowerMOS leakage included.

Table 6. Switching (V_{CC} = 13V; T_j = 25°C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn- On delay time	R_L = 6.5 Ω (see <i>Figure 6</i> .)		20		μs
t _{d(off)}	Turn- Off delay time	R_L = 6.5Ω (see <i>Figure 6.</i>)		40		μs
(dV _{OUT} /dt) _{on}	Turn- On voltage slope	$R_L = 6.5\Omega$		See Figure 26.		V/µs
(dV _{OUT} /dt) _{off}	Turn- Off voltage slope	$R_L = 6.5\Omega$		See Figure 28.		V/µs
W _{ON}	Switching energy losses during ton	R_L = 6.5 Ω (see <i>Figure 6</i> .)		0.20		mJ
W _{OFF}	Switching energy losses during t _{off}	R_L = 6.5Ω (see <i>Figure 6</i> .)		0.3		mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} =0.9V	1			μΑ
V_{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} =2.1V			10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V _{ICL}	Input clamp voltage	I _{IN} =1mA I _{IN} =-1mA	5.5	-0.7	7	V V
V _{CSDL}	CS_DIS low level voltage				0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} =0.9V	1			μΑ
V_{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} =2.1V			10	μΑ
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} =1mA I _{CSD} =-1mA	5.5	-0.7	7	V V

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH}	DC short circuit current	V _{CC} = 13V 5V < V _{CC} < 28V	19	27	38 38	A A
I _{limL}	Short circuit current during thermal cycling	V_{CC} = 13V; $T_R < T_j < T_{TSD}$		7		Α
T _{TSD}	Shutdown temperature		150	175	200	°C
T_{R}	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of status		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V_{DEMAG}	Turn- Off output voltage clamp	I _{OUT} = 2A; V _{IN} =0; L= 6mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	I _{OUT} =0.1A; T _j =-40°C150°C (see <i>Figure 8</i> .)		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
К ₀	I _{OUT} /I _{SENSE}	I _{OUT} =0.05A; V _{SENSE} =0.5V;V _{CSD} =0V; T _j = -40°C150°C	1170	2000	3090	
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 1A; V _{SENSE} =4 V; V _{CSD} =0V T _j = -40°C150°C T _j =25°C150°C	1575 1575	2000 2000	2750 2465	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 1A; V _{SENSE} = 4 V; V _{CSD} =0V; T _J = -40 °C to 150 °C	-10		10	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 2A; V _{SENSE} = 4V; V _{CSD} =0V; T _j = -40°C150°C T _j =25°C150°C	1765 1765		2315 2155	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 2A; V _{SENSE} = 4V; V _{CSD} =0V; T _J =-40 °C to 150 °C	-7		7	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} = 4A; V _{SENSE} =4V; V _{CSD} =0V; T _j = -40°C150°C T _j = 25°C150°C	1840 1840	2000 2000	2135 2080	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 4A; V _{SENSE} = 4 V; V _{CSD} =0V; T _J = -40 °C to 150 °C	-4		4	%
I _{SENSE0}	Analog sense leakage current	I_{OUT} =0A; V_{SENSE} =0V; V_{CSD} =5V; V_{IN} =0V; T_{j} =-40°C to 150°C V_{CSD} =0V; V_{IN} =5V; T_{j} =-40°C to 150°C	0		1 2	μA μA
		I_{OUT} =2A; V_{SENSE} =0V; V_{CSD} =5V; V_{IN} =5V; T_j =-40°C to 150°C	0		1	μA
I _{OL}	Open load ON state current detection threshold	$V_{IN} = 5V$, $8V < V_{CC} < 18V$ $I_{SENSE} = 5 \mu A$	4		20	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} =4A; V _{CSD} =0V	5			V
V _{SENSEH}	Analog sense output voltage in fault condition ⁽²⁾	V_{CC} = 13V; R _{SENSE} = 3.9 KΩ		8		V
I _{SENSEH}	Analog sense output current in fault condition ⁽²⁾	V _{CC} = 13V; V _{SENSE} = 5V		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 0.5A <lout<4a I_{SENSE}= 90% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<4a 		50	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} < 4V, 0.5A <lout<4a I_{SENSE} = 10% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<4a 		5	20	μs

Table 9. Current sense (8V<V_{CC}<18V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} < 4V, 0.5A <lout<4a I_{SENSE} = 90% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<4a 		80	250	μs
Δt _{DSENSE2} H	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX} , I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} =2A (see <i>Figure 7</i>)			40	□□µs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} < 4V, 0.5A <lout<4a I_{SENSE} = 10% of I_{SENSE max} (see <i>Figure 4.</i>)</lout<4a 		100	250	μs

^{1.} Parameter guaranteed by design; it is not tested.

Table 10. Open load detection (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open load OFF state voltage detection threshold	V _{IN} = 0V	2	See Figure 5.	4	V
t _{DSTKON}	Output short circuit to V _{CC} detection delay at turn Off	See Figure 5.	180		1200	μs
I _{L(off2)r}	Off state output current at V _{OUT} = 4V	V _{IN} =0V; V _{SENSE} =0V V _{OUT} rising from 0V to 4V	-120		0	μΑ
I _{L(off2)f}	Off state output current at V _{OUT} = 2V	V_{IN} =0V; V_{SENSE} = V_{SENSEH} ; V_{OUT} falling from V_{CC} to 2V	-50		90	μA
td_vol	Delay response from output rising edge to V _{SENSE} rising edge in open load	V _{OUT} = 4 V; V _{IN} = 0V V _{SENSE} = 90% of V _{SENSEH}			20	μs

^{2.} Fault condition includes: power limitation, overtemperature and open load OFF state detection.

Figure 4. Current sense delay characteristics




Figure 5. Open load Off-state delay timing





Figure 6. Switching characteristics









Figure 7. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)







I_{OUT}/I_{SENSE} vs. I_{OUT} Figure 9.



I_{OUT} (A)

3

2

Figure 10. Maximum current sense ratio drift vs. load current

Note: Parameter guaranteed by design; it is not tested.

1

Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} =0V) ⁽¹⁾
Normal operation	L	L	0
Normal operation	Н	Н	Nominal
Overtemperature	L	L	0
Overtemperature	Н	L	V _{SENSEH}
Undervoltage	L	L	0
Ondervoltage	Н	L	0
	Н	X	Nominal
Overload	н	(no power limitation) Cycling (power limitation)	V _{SENSEH}
Short circuit to GND	L	L	0
(power limitation)	Н	L	V _{SENSEH}
Open load OFF state (with external pull-up)	L	Н	V _{SENSEH}
Short circuit to V _{CC} (external pull-up disconnected)	L H	H H	V _{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

^{1.} If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements

ISO 7637-2: 2004(E)	Test le	evels ⁽¹⁾	Number of pulses or		cle/pulse ion time	Delays and Impedance
Test pulse	III	IV	test times	Min.	Max.	impedance
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω

ISO 7637-2: 2004E	Test leve	el results
Test pulse	III	VI
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽²⁾	С	С

Class	Contents
С	All functions of the device performed as designed after exposure to disturbance.
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{1.} The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms







Figure 12. Overload or Short to GND







Figure 13. Intermittent Overload






Figure 15. Short to V_{CC}





Figure 16. T_J evolution in Overload or Short to GND



2.5 Electrical characteristics curves

Figure 17. Off state output current




Figure 18. High level input current




Figure 19. Input clamp level




Figure 20. Input low level




Figure 21. Input high level




Figure 22. Input hysteresis voltage




Figure 23. On state resistance vs. T_{case}




Figure 24. On state resistance vs. V_{CC}




Figure 25. Undervoltage shutdown




Figure 26. Turn-On voltage slope




Figure 27. I_{LIMH} Vs. T_{case}




Figure 28. Turn-Off voltage slope




Figure 29. CS_DIS high level voltage

Vcsdh (V) 3,5 3 2,5 2 1,5 1 0,5 0 100 125 150 175 -50 -25 0 25 50 75 Tc (°C)

Figure 30. CS_DIS clamp voltage





Figure 31. CS_DIS low level voltage



3 Application information

#5V

#6 CS_DIS

WCU

Reprot

CURRENT SENSE

GND

Cext

RSENSE

VGND

RGND

DGND

Figure 32. Application schematic

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following show how to dimension the R_{GND} resistor:

- 1. $R_{GND} \leq 600 \text{mV} / (I_{S(on)max})$
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $-I_{\text{GND}}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when V_{CC} <0 during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that, if the microprocessor ground is not shared by the device ground, then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output

577

values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND}.

If the calculated power dissipation requires the use of a large resistor, or several devices have to share the same resistor, then ST suggests using solution 2 below.

3.1.2 Solution 2: diode (D_{GND}) in the ground line

Note that a resistor (R_{GND} =1 $k\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/O protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/O pins from latching up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os:

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = - 100V and $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$

 $5k\Omega \leq R_{prot} \leq 180k\Omega$

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.

5//

3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio K_X.
 The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in Table 9: Current sense (8V<VCC<18V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8V<VCC<18V)).</p>
- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to *Truth table*):
 - Power limitation activation
 - Over-temperature
 - Short to V_{CC} in OFF state
 - Open load in OFF state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

3.4.1 Short to V_{CC} and OFF state open load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off state. Small or no current is delivered by the current sense during the on state depending on the nature of the short circuit.

OFF state open load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module stand-by mode in order to avoid the overall stand-by current consumption to increase in normal conditions, i.e. when load is connected.

An external pull down resistor R_{PD} connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled up by the external circuitry:

$$V_{OUT} \Big|_{Pull-up\ OFF} = R_{PD} \cdot I_{L(off\ 2)f} < V_{OL\min} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$ is recommended.


For proper open load detection in off state, the external pull-up resistor must be selected according to the following formula:

$$\left. V_{OUT} \right|_{Pull-up_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\ 2)r}}{R_{PU} + R_{PD}} > V_{OL\max} = 4V$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ see *Table 10: Open load detection* (8V<VCC<18V).

3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)

Figure 34. Maximum turn-Off current versus inductance




Note:

Values are generated with R_L =0 Ω . In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data

4.1 PowerSSO-12 thermal data

Figure 35. PowerSSO-12 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back sid

area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 36. R_{thi-amb} Vs. PCB copper area in open box free air condition RTHj_amb(°C/W) 65 60 55 50 45 40 35 0 2 4 6 8 10 PCB Cu heatsink area (cm²)





Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse

Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$
 where $\delta = t_P/T$

Figure 38. Thermal fitting model of a single channel HSD in PowerSSO-12 (a)



577

a. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 13. Thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	0.7		
R2 (°C/W)	2.8		
R3 (°C/W)	3		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0025		
C3 (W.s/°C)	0.0166		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

Package information VN5E050AJ-E

Package information 5

ECOPACK[®] packages 5.1

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

5.2 Package mechanical data

Figure 39. PowerSSO-12 package dimensions




Table 14. PowerSSO-12 mechanical data

Complete L		Millimeters	
Symbol	Min.	Тур.	Max.
А	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
В	0.230		0.410
С	0.190		0.250
D	4.800		5.000
E	3.800		4.000
е		0.800	
Н	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
Х	2.200		2.800
Y	2.900		3.500
ddd			0.100

Package information VN5E050AJ-E

5.3 Packing information

Figure 40. PowerSSO-12 tube shipment (no suffix)





Figure 41. PowerSSO-12 tape and reel shipment (suffix "TR")



577

VN5E050AJ-E Order codes

6 Order codes

Table 15. Device summary

Package	Order codes		
Fackage	Tube	Tape and reel	
PowerSSO-12	VN5E050AJ-E	VN5E050AJTR-E	

Revision history VN5E050AJ-E

7 Revision history

Table 16. Document revision history

Date	Revision	Changes
15-Mar-2008	1	Initial release
19-Sep-2013	2	Updated disclaimer

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/