UDN2987x-6

DABIC-5 8-Channel Source Driver with Overcurrent Protection

Description (continued)

The inputs are compatible with 5 and 12 V logic systems: TTL, Schottky TTL, DTL, PMOS, and CMOS. In all cases, the output is switched ON by an active high input level. Compared to predecessor devices, the UDN2987LW-6 has a significantly faster T_{PHL} (200 ns typical) and a lower driver supply voltage rating (4.75 V), which allows the use of 5 V logic.

The UDN2987LW-6 is supplied in a 20-lead small-outline (SOIC-W) plastic package. All packages are lead (Pb) free, with 100% mattetin leadframe plating.

Selection Guide

| Part Number | Packing | Package |
|-----------------|-------------------------|------------------------|
| UDN2987LWTR-6-T | 1000 pieces/13-in. reel | 20-pin SOIC, wide body |


Absolute Maximum Ratings

| Parameter | Symbol | Notes | Rating | Units |
|-----------------------------|------------------|---|------------|-------|
| Supply Voltage | V _S | | 35 | V |
| Continuous Output Current* | I _{OUT} | Outputs are disabled at approximately –500 mA | -500 | mA |
| FAULT Output Voltage | V _{CE} | | 35 | V |
| FAULT Output Current | I _C | | 30 | mA |
| Input Voltage | V _{IN} | | -0.3 to 14 | V |
| Junction Temperature | T _J | | 150 | °C |
| Storage Temperature Range | T _S | Range N | -55 to 150 | °C |
| Operating Temperature Range | T _A | | –20 to 85 | °C |


^{*}For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.



Functional Block Diagram



Pin-Out Diagram



Terminal List Table

| Number | Name | Description |
|--------|-------|---|
| 1 | IN1 | Logic input 1 |
| 2 | IN2 | Logic input 2 |
| 3 | IN3 | Logic input 3 |
| 4 | IN4 | Logic input 4 |
| 5 | IN5 | Logic input 5 |
| 6 | IN6 | Logic input 6 |
| 7 | IN7 | Logic input 7 |
| 8 | IN8 | Logic input 8 |
| 9 | FAULT | Fault output |
| 10 | OE/R | Logic input for Output Enable and Reset |
| 11 | VS | Supply voltage |
| 12 | GND | Supply ground |
| 13 | OUT8 | Output 8 to load |
| 14 | OUT7 | Output 7 to load |
| 15 | OUT6 | Output 6 to load |
| 16 | OUT5 | Output 5 to load |
| 17 | OUT4 | Output 4 to load |
| 18 | OUT3 | Output 3 to load |
| 19 | OUT2 | Output 2 to load |
| 20 | OUT1 | Output 1 to load |



UDN2987x-6

DABIC-5 8-Channel Source Driver with Overcurrent Protection

ELECTRICAL CHARACTERISTICS, valid at $T_A = 25$ °C, $V_{OER} = 2.4$ V, $V_S = 35$ V, unless otherwise noted

| Characteristic | Symbol | Test Conditions | Min. | Typ.1 | Max. | Units |
|--|-----------------------|--|-------|-------|-------|-------|
| Supply Voltage Functional Range | V _S | | 4.75 | _ | 35 | V |
| Output Leakage Current ² | I _{OUTCEX} | V _{IN} = 0.4 V, all inputs simultaneously | - 200 | <-5.0 | - | μA |
| Output Sustaining Voltage | V _{OUT(sus)} | I _{OUT} = –350 mA, L = 2.0 mH | 35 | _ | _ | V |
| | | V _{IN} = 2.4 V, I _{OUT} = -100 mA | | 1.6 | 1.8 | V |
| Output Saturation Voltage | V _{OUT(SAT)} | V _{IN} = 2.4 V, I _{OUT} = -225 mA | | 1.7 | 1.9 | V |
| | | V _{IN} = 2.4 V, I _{OUT} = -350 mA | | 1.8 | 2.0 | V |
| Channel Shut Down Threshold ² | I _M | V _{IN} = 2.4 V, V _s = 30 V | _ | -500 | - 370 | mA |
| FAULT Leakage Current | I _{CEX} | V _{CC} = 35 V | | <1.0 | 100 | μA |
| FAULT Saturation Voltage | V _{CE(SAT)} | I _C = 30 mA | | 0.3 | 8.0 | V |
| In most Malta an | V _{IN(ON)} | | 2.4 | _ | _ | V |
| Input Voltage | V _{IN(OFF)} | | | _ | 0.4 | V |
| | | V _{IN} = 2.4 V | | _ | 100 | μA |
| Input Current: INx, OE/R pins | I _{IN(ON)} | V _{IN} = 5.0 V | | _ | 600 | μA |
| | | V _{IN} = 12 V | | _ | 1000 | μA |
| | I _{IN(OFF)} | V _{IN} = 0.4 V | | _ | 15 | μA |
| Clamp Diode Leakage Current | I _R | V _R = 35 V, T _A = 70°C | | _ | 50 | μΑ |
| Clamp Diode Forward Voltage | V _F | I _F = 350 mA | | 1.5 | 1.8 | V |
| 0 10 1 | I _{S(ON)} | V _{IN} = 2.4 V, all inputs simultaneously; outputs open | | 7.0 | 18 | mA |
| Supply Current | I _{S(OFF)} | V _{IN} = 0.4 V, all inputs simultaneously | | 6.0 | 12 | mA |
| Thermal Shut Down | T _{JTSD} | | | 165 | _ | °C |
| Thermal Hysteresis | T _{JTSDhys} | | | 15 | _ | °C |
| Reset Pulse Duration | t _{RPD} | | 1.0 | _ | _ | μs |
| Propagation Delay Time | t _{PLH} | $V_S = 35 \text{ V}, R_L = 100 \Omega, C_{LOAD} = 30 \text{ pF}$ | | 100 | 600 | ns |
| | t _{PHL} | $V_S = 35 \text{ V}, R_L = 100 \Omega, C_{LOAD} = 30 \text{ pF}$ | | 200 | 1000 | ns |
| Blank Time | t _{BLANK} | | | 1.0 | _ | μs |

¹Typical data are for initial design estimations only, and assume optimum manufacturing and application conditions. Performance may vary for individual units, within the specified maximum and minimum limits.




²For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.

THERMAL CHARACTERISTICS

| Characteristics | Symbol | Test Conditions | Rating | Unit |
|-----------------------------|-----------------|--|--------|------|
| Package Thermal Resistance* | $R_{\theta JA}$ | Package LW, on 4-layer board based on JEDEC standard | 48 | °C/W |

^{*}Additional thermal information is available on the Allegro Web site.

Power Dissipation versus Ambient Temperature






5


Characteristic Performance


Output Current Waveshapes



Allowable Output Current as a Function of Duty Cycle

(Multiply by 78% for UDN2987LW-6)





Applications Information and Circuit Description

As with all power integrated circuits, the UDN2987LW-6 has a maximum allowable output current rating. The 500 mA rating does not imply that operation at that value is permitted or even obtainable. The channel output current trip point is specified as –370 mA, minimum; therefore, attempted operation at current levels greater than –370 mA may cause a fault indication and channel shutdown. The device is tested at a maximum of –350 mA and that is the recommended maximum output current per driver. It provides protection for current overloads or shorted loads up to 30 V.

All outputs are enabled by pulling the OE/\overline{R} input high. When OE/\overline{R} is low or allowed to float (internal pull-down), all outputs are inhibited and the latches are reset. Note that the reset pulse duration (OE/\overline{R} low) should be at least 1 μ s. This will ensure safe operation under attempted reset conditions with a shorted load. The latches are also reset during power-up, regardless of the state of the OE/\overline{R} input.


The load current causes a small voltage drop across the internal low-value sense resistor. This voltage is com-

pared to the voltage drop across a reference resistor with a constant current. The two resistors are matched to eliminate errors due to manufacturing tolerances or temperature effects. Each channel includes a comparator and its own latch. An overcurrent fault ($V_{\rm SENSE} > V_{\rm REF}$) will set the affected latch and shut down only that channel. All other channels will continue to operate normally. The latch includes a 1 μs blanking delay, $t_{\rm BLANK}$, to prevent unwanted triggering due to crossover currents generated when switching inductive loads. For an abrupt short circuit, the blanking and output switching times will allow a brief, permissible current in excess of the trip current before the output driver is turned off.

A common thermal shutdown disables all outputs if the chip temperature exceeds 165°C. At thermal shutdown, all latches are reset. The outputs are disabled until the chip cools down to approximately 150°C (thermal hysteresis).


In the event of an overcurrent condition on any channel, or chip thermal shutdown, the FAULT open-collector output is pulled low (turned on).

Overcurrent Fault Sense Circuit





Package LW, 20-pin SOIC-W





UDN2987x-6

DABIC-5 8-Channel Source Driver with Overcurrent Protection

Revision History

| , | | |
|----------|----------------|-----------------------------|
| Revision | Revision Date | Description of Revision |
| Rev. 6 | April 30, 2012 | Update product availability |
| | | |

Copyright ©2006-2013, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

