

Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power (tp = 8/20μs)	P_{pk}	240	Watts
Maximum Peak Pulse Current (tp = 8/20μs)	I _{pp}	16	Amps
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	V _{PP}	+/- 20 +/- 15	kV
Lead Soldering Temperature	T _L	260 (10 sec.)	°C
Operating Temperature	T _J	-55 to +125	°C
Storage Temperature	T _{STG}	-55 to +150	°C


Electrical Characteristics (T=25°C)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				5	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA	6			V
Reverse Leakage Current	I _R	V _{RWM} = 5V, T=25°C			5	μΑ
Forward Voltage	V _F	I _F = 10mA		0.80		٧
Clamping Voltage	V _c	$I_{pp} = 5A, t_{p} = 8/20 \mu s$			9.8	V
Clamping Voltage	V _c	$I_{pp} = 16A, t_{p} = 8/20\mu s$			12.5	V
Junction Capacitance	C _j	V _R = OV, f = 1MHz			160	pF




Typical Characteristics


Non-Repetitive Peak Pulse Power vs. Pulse Time




Power Derating Curve




Clamping Voltage vs. Peak Pulse Current




Forward Voltage vs. Forward Current



Junction Capacitance vs. Reverse Voltage



ESD Clamping (8kV Contact per IEC 61000-4-2)





Applications Information

Device Connection Options

These TVS diodes are designed to protect one data, I/O, or power supply line. The device is unidirectional and may be used on lines where the signal polarity is above ground. The cathode band should be placed towards the line that is to be protected.

Circuit Board Layout Recommendations for Suppression of ESD.


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- Place the TVS near the input terminals or connectors to restrict transient coupling.
- Minimize the path length between the TVS and the protected line.
- Minimize all conductive loops including power and ground loops.
- The ESD transient return path to ground should be kept as short as possible.
- Never run critical signals near board edges.
- Use ground planes whenever possible.

Matte Tin Lead Finish


Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.

Circuit Diagram






Outline Drawing - SOD-523



Land Pattern - SOD-523




DIMENSIONS				
DIM	INCHES	MILLIMETERS		
С	(.057)	(1.45)		
G	.024	0.60		
Х	.018	0.45		
Υ	.033	0.85		
Z	.090	2.30		

NOTES:

THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY
CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR
COMPANY'S MANUFACTURING GUIDELINES ARE MET



Marking Code





Ordering Information

Part Number	Working	Device	Qty per	Reel
	Voltage	Marking	Reel	Size
uClamp0501H.TCT	5V	5H	3,000	7 Inch

MicroClamp, uClamp and μ Clamp are trademarks of Semtech Corporation

Tape and Reel Specification





Device Orientation in Tape

Contact Information

Semtech Corporation Protection Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804