### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage <sup>1)</sup>	6	V
Vi	Input Voltage <sup>2)</sup>	G <sub>ND</sub> to V <sub>CC</sub>	V
T <sub>oper</sub>	Operating Free Air Temperature Range	-40 to + 85	°C
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
Тj	Maximum Junction Temperature	150	°C
R <sub>thja</sub>	Thermal Resistance Junction to Ambient <sup>3)</sup> SO8 MiniSO8 DFN8	175 215 70	°C/W
Pd	Power Dissipation <sup>4)</sup>	See Power Derating Curves Fig. 24	W
ESD	Human Body Model	2	kV
ESD	Machine Model	200	V
	Latch-up Immunity	Class A	
	Lead Temperature (soldering, 10sec)	260	°C

1. All voltages values are measured with respect to the ground pin.

2. The magnitude of input signal must never exceed V\_{CC} + 0.3V / G\_{ND} - 0.3V

3. Device is protected in case of over temperature by a thermal shutdown active @ 150°C.

4. Exceeding the power derating curves during a long period may involve abnormal working of the device.

### **OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2.2 to 5.5	V
VICM	Common Mode Input Voltage Range	G <sub>ND</sub> + 1V to V <sub>CC</sub>	V
V <sub>STB</sub>	Standby Voltage Input : Device ON Device OFF	$1.5 \le V_{STB} \le V_{CC}$ $G_{ND} \le V_{STB} \le 0.5$	V
RL	Load Resistor	4 - 32	Ω
R <sub>thja</sub>	Thermal Resistance Junction to Ambient <sup>1)</sup> SO8 MiniSO8 DFN8 <sup>2)</sup>	150 190 41	°C/W

57

1. This thermal resistance can be reduced with a suitable PCB layout (see Power Derating Curves Fig. 24)

2. When mounted on a 4 layers PCB

## **ELECTRICAL CHARACTERISTICS**

 $V_{CC} = +5V$ , GND = 0V,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		6	8	mA
I <sub>STANDBY</sub>	Standby Current <sup>1)</sup> No input signal, Vstdby = G <sub>ND</sub> , RL = 8Ω		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Ро	Output Power THD = 1% Max, f = 1kHz, RL = 8 $\Omega$		1		W
THD + N	Total Harmonic Distortion + Noise Po = 250mW rms, Gv = 2, 20Hz < f < 20kHz, RL = $8\Omega$		0.15		%
PSRR	Power Supply Rejection Ratio <sup>2)</sup> f = 217Hz, RL = 8 $\Omega$ , RFeed = 22K $\Omega$ , Vripple = 200mV rms		77		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500 pF$		70		Degrees
GM	Gain Margin R <sub>L</sub> = 8 $\Omega$ , C <sub>L</sub> = 500pF		20		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		2		MHz

1. Standby mode is actived when Vstdby is tied to GND

2. Dynamic measurements - 20\*log(rms(Vout)/rms(Vripple)). Vripple is the surimposed sinus signal to Vcc @ f = 217Hz

# $V_{CC}$ = +3.3V, GND = 0V, $T_{amb}$ = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		5.5	8	mA
I <sub>STANDBY</sub>	Standby Current <sup>1)</sup> No input signal, Vstdby = G <sub>ND</sub> , RL = 8Ω		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Ро	Output Power THD = 1% Max, f = 1kHz, RL = $8\Omega$		450		mW
THD + N	Total Harmonic Distortion + Noise Po = 250mW rms, Gv = 2, 20Hz < f < 20kHz, RL = $8\Omega$		0.15		%
PSRR	Power Supply Rejection Ratio <sup>2)</sup> f = 217Hz, RL = 8 $\Omega$ , RFeed = 22K $\Omega$ , Vripple = 200mV rms		77		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500 pF$		70		Degrees
GM	Gain Margin R <sub>L</sub> = 8 $\Omega$ , C <sub>L</sub> = 500pF		20		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		2		MHz

1. Standby mode is actived when Vstdby is tied to GND

2. Dynamic measurements - 20\*log(rms(Vout)/rms(Vripple)). Vripple is the surimposed sinus signal to Vcc @ f = 217Hz

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		5	8	mA
I <sub>STANDBY</sub>	Standby Current <sup>1)</sup> No input signal, Vstdby = G <sub>ND</sub> , RL = 8Ω		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Po	Output Power THD = 1% Max, f = 1kHz, RL = $8\Omega$		260		mW
THD + N	Total Harmonic Distortion + Noise Po = 200mW rms, Gv = 2, 20Hz < f < 20kHz, RL = 8Ω		0.15		%
PSRR	Power Supply Rejection Ratio <sup>2)</sup> f = 217Hz, RL = 8 $\Omega$ , RFeed = 22K $\Omega$ , Vripple = 200mV rms		77		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500pF$		70		Degrees
GM	Gain Margin R <sub>L</sub> = 8 $\Omega$ , C <sub>L</sub> = 500pF		20		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		2		MHz

 $V_{CC} = 2.6V$ , GND = 0V,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)

1. Standby mode is actived when Vstdby is tied to GND

2. Dynamic measurements - 20\*log(rms(Vout)/rms(Vripple)). Vripple is the surimposed sinus signal to Vcc @ f = 217Hz

$V_{CC} = 2.2V$ , GND = 0V, $T_{amb} = 25^{\circ}C$	(unless otherwise specified)
---	------------------------------

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		5	8	mA
I <sub>STANDBY</sub>	Standby Current <sup>1)</sup> No input signal, Vstdby = $G_{ND}$ , RL = 8 $\Omega$		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 8Ω		5	20	mV
Po	Output Power THD = 1% Max, f = 1kHz, RL = 8 $\Omega$		180		mW
THD + N	Total Harmonic Distortion + Noise Po = 200mW rms, Gv = 2, 20Hz < f < 20kHz, RL = $8\Omega$		0.15		%
PSRR	Power Supply Rejection Ratio <sup>2)</sup> f = 217Hz, RL = 8 $\Omega$ , RFeed = 22K $\Omega$ , Vripple = 100mV rms		77		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500 pF$		70		Degrees
GM	Gain Margin R <sub>L</sub> = 8 $\Omega$ , C <sub>L</sub> = 500pF		20		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		2		MHz

57

1. Standby mode is actived when Vstdby is tied to GND

2. Dynamic measurements - 20\*log(rms(Vout)/rms(Vripple)). Vripple is the surimposed sinus signal to Vcc @ f = 217Hz

Components Functional Description		
Rin	Inverting input resistor which sets the closed loop gain in conjunction with Rfeed. This resistor also forms a high pass filter with Cin (fc = $1 / (2 \times Pi \times Rin \times Cin))$	
Cin	Input coupling capacitor which blocks the DC voltage at the amplifier input terminal	
Rfeed	Feed back resistor which sets the closed loop gain in conjunction with Rin	
Cs	Supply Bypass capacitor which provides power supply filtering	
Cb	Bypass pin capacitor which provides half supply filtering	
Cfeed	Low pass filter capacitor allowing to cut the high frequency (low pass filter cut-off frequency 1 / (2 x Pi x Rfeed x Cfeed))	
Rstb	tb Pull-down resistor which fixes the right supply level on the standby pin	
Gv	Gv Closed loop gain in BTL configuration = 2 x (Rfeed / Rin)	

### REMARKS

**1.** All measurements, except PSRR measurements, are made with a supply bypass capacitor  $Cs = 100 \mu F$ .

**1.** External resistors are not needed for having better stability when supply @ Vcc down to 3V. The quiescent current still remains the same.

2. The standby response time is about 1µs.



Fig. 1 : Open Loop Frequency Response




Fig. 3 : Open Loop Frequency Response




Fig. 5 : Open Loop Frequency Response




Fig. 2 : Open Loop Frequency Response




Fig. 4 : Open Loop Frequency Response




Fig. 6 : Open Loop Frequency Response




Fig. 7 : Open Loop Frequency Response




Fig. 9 : Open Loop Frequency Response




Fig. 11 : Open Loop Frequency Response




Fig. 8 : Open Loop Frequency Response




Fig. 10 : Open Loop Frequency Response






Fig. 12 : Open Loop Frequency Response




**\\** 


# Fig. 13 : Power Supply Rejection Ratio (PSRR) vs Power supply




# Fig. 15 : Power Supply Rejection Ratio (PSRR) vs Bypass Capacitor




# Fig. 17 : Power Supply Rejection Ratio (PSRR) vs Feedback Resistor



# Fig. 14 : Power Supply Rejection Ratio (PSRR) vs Feedback Capacitor



# Fig. 16 : Power Supply Rejection Ratio (PSRR) vs Input Capacitor



## Fig. 18 : Pout @ THD + N = 1% vs Supply Voltage vs RL




Fig. 19 : Pout @ THD + N = 10% vs Supply Voltage vs RL




Fig. 21 : Power Dissipation vs Pout




Fig. 23 : Power Dissipation vs Pout




Fig. 20 : Power Dissipation vs Pout




Fig. 22 : Power Dissipation vs Pout




Fig. 24 : Power Derating Curves




Fig. 25 : THD + N vs Output Power




Fig. 27 : THD + N vs Output Power




Fig. 29 : THD + N vs Output Power




Fig. 26 : THD + N vs Output Power




Fig. 28 : THD + N vs Output Power




Fig. 30 : THD + N vs Output Power




Fig. 31 : THD + N vs Output Power




Fig. 33 : THD + N vs Output Power




Fig. 35 : THD + N vs Output Power




Fig. 32 : THD + N vs Output Power




Fig. 34 : THD + N vs Output Power





Fig. 36 : THD + N vs Output Power



**A7/** 

Fig. 37 : THD + N vs Output Power




Fig. 39 : THD + N vs Output Power




Fig. 41 : THD + N vs Output Power




Fig. 38 : THD + N vs Output Power




Fig. 40 : THD + N vs Output Power




Fig. 42 : THD + N vs Output Power




Fig. 43 : THD + N vs Output Power




Fig. 45 : THD + N vs Output Power




Fig. 47 : THD + N vs Output Power




Fig. 44 : THD + N vs Output Power




Fig. 46 : THD + N vs Output Power




Fig. 48 : THD + N vs Output Power






Fig. 49 : THD + N vs Output Power




Fig. 51 : THD + N vs Output Power




Fig. 53 : THD + N vs Output Power




Fig. 50 : THD + N vs Output Power




Fig. 52 : THD + N vs Output Power




Fig. 54 : THD + N vs Output Power




Fig. 55 : THD + N vs Output Power




Fig. 57 : THD + N vs Frequency




Fig. 59 : THD + N vs Frequency




Fig. 56 : THD + N vs Output Power





Fig. 58 : THD + N vs Frequency










Fig. 61 : THD + N vs Frequency




Fig. 63 : THD + N vs Frequency




Fig. 65 : THD + N vs Frequency




Fig. 62 : THD + N vs Frequency




Fig. 64 : THD + N vs Frequency




Fig. 66 : THD + N vs Frequency




Fig. 67 : THD + N vs Frequency




Fig. 69 : THD + N vs Frequency




Fig. 71 : THD + N vs Frequency




Fig. 68 : THD + N vs Frequency





Fig. 70 : THD + N vs Frequency










Fig. 73 : THD + N vs Frequency




Fig. 75 : THD + N vs Frequency




Fig. 77 : THD + N vs Frequency




Fig. 74 : THD + N vs Frequency





Fig. 76 : THD + N vs Frequency








Fig. 79 : THD + N vs Frequency




Fig. 81 : THD + N vs Frequency




Fig. 83 : THD + N vs Frequency




Fig. 80 : THD + N vs Frequency




Fig. 82 : THD + N vs Frequency





Fig. 84 : THD + N vs Frequency





### Fig. 85 : THD + N vs Frequency




Fig. 87 : THD + N vs Frequency





Fig. 89 : Signal to Noise Ratio vs Power Supply with Unweighted Filter (20Hz to 20kHz)



20/32

Fig. 86 : THD + N vs Frequency






Fig. 88 : THD + N vs Frequency








Fig. 91 : Signal to Noise Ratio vs Power Supply with Weighted Filter type A




Fig. 93 : Frequency Response Gain vs Cin, & Cfeed




Fig. 95 : Current Consumption vs Standby Voltage @ Vcc = 5V




Fig. 92 : Signal to Noise Ratio vs Power Supply with Weighted Filter Type A




Fig. 94 : Current Consumption vs Power Supply Voltage (no load)




Fig. 96 : Current Consumption vs Standby Voltage @ Vcc = 3.3V




Fig. 97 : Current Consumption vs Standby Voltage @ Vcc = 2.6V




Fig. 99 : Clipping Voltage vs Power Supply Voltage and Load Resistor






Fig. 101 : Vout1+Vout2 Unweighted Noise Floor



22/32

Fig. 98 : Current Consumption vs Standby Voltage @ Vcc = 2.2V



# Fig. 100 :Clipping Voltage vs Power Supply Voltage and Load Resistor





Fig. 102 : Vout1+Vout2 A-weighted Noise Floor



## **APPLICATION INFORMATION**

### Fig. 103 : Demoboard Schematic




Fig. 104 : SO8 & MiniSO8 Demoboard Components Side




Fig. 105 : SO8 & MiniSO8 Demoboard Top Solder Layer





Fig. 106 : SO8 & MiniSO8 Demoboard Bottom Solder Layer



BTL Configuration Principle

The TS4890 is a monolithic power amplifier with a BTL output type. BTL (Bridge Tied Load) means that each end of the load are connected to two single ended output amplifiers. Thus, we have :

Single ended output 1 = Vout1 = Vout (V) Single ended output 2 = Vout2 = -Vout (V)

And Vout1 - Vout2 = 2Vout (V)

24/32

The output power is :

$$Pout = \frac{(2 Vout_{RMS})^2}{R_L} (W)$$

For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single ended configuration.

# ■ Gain In Typical Application Schematic (cf. page 1)

In flat region (no effect of Cin), the output voltage of the first stage is :

$$Vout1 = -Vin \frac{Rfeed}{Rin} (V)$$

For the second stage : Vout2 = -Vout1 (V)

The differential output voltage is

Vout2-Vout1 = 
$$2 \operatorname{Vin} \frac{\operatorname{Rfeed}}{\operatorname{Rin}} (V)$$

The differential gain named gain (Gv) for more convenient usage is :

$$Gv = \frac{Vout2 - Vout1}{Vin} = 2\frac{Rfeed}{Rin}$$

Remark : Vout2 is in phase with Vin and Vout1 is 180 phased with Vin. It means that the positive terminal of the loudspeaker should be connected to Vout2 and the negative to Vout1.

### Low and high frequency response

In low frequency region, the effect of Cin starts. Cin with Rin forms a high pass filter with a -3dB cut off frequency  $\ .$ 

$$F_{CL} = \frac{1}{2\pi RinCin}$$
 (Hz)

In high frequency region, you can limit the bandwidth by adding a capacitor (Cfeed) in parallel on Rfeed. Its form a low pass filter with a -3dB cut off frequency.

$$F_{CH} = \frac{1}{2\pi R feed C feed}$$
 (Hz)

**ل ۲**۸

#### Power dissipation and efficiency

Hypothesis :

• Voltage and current in the load are sinusoidal (Vout and lout)

Supply voltage is a pure DC source (Vcc)

Regarding the load we have :

$$V_{OUT} = V_{PEAK} \sin \omega t (V)$$

and

$$I_{OUT} = \frac{V_{OUT}}{R_{I}} (A)$$

and

$$P_{OUT} = \frac{V_{PEAK}^{2}}{2R_{I}} (W)$$

Then, the average current delivered by the supply voltage is

$$Icc_{AVG} = 2 \frac{V_{PEAK}}{\pi R_{I}} (A)$$

The power delivered by the supply voltage is  $Psupply = Vcc Icc_{AVG} (W)$ 

Then, the **power dissipated by the amplifier** is Pdiss = Psupply - Pout (W)

$$Pdiss = \frac{2\sqrt{2} Vcc}{\pi \sqrt{R_L}} \sqrt{P_{OUT}} - P_{OUT} (W)$$

and the maximum value is obtained when

$$\frac{\partial \mathsf{Pdiss}}{\partial \mathsf{P}_{\mathsf{OUT}}} = 0$$

and its value is

$$Pdissmax = \frac{2 Vcc^2}{\pi^2 R_L} (W)$$

Remark : This maximum value is only depending on power supply voltage and load values.

The **efficiency** is the ratio between the output power and the power supply

$$\eta = \frac{P_{OUT}}{P \, \text{supply}} = \frac{\pi \, V_{PEAK}}{4 \, \text{Vcc}}$$

The maximum theoretical value is reached when Vpeak = Vcc, so

$$\frac{\pi}{4} = 78.5\%$$

### Decoupling of the circuit

Two capacitors are needed to bypass properly the TS4890. A power supply bypass capacitor Cs and a bias voltage bypass capacitor Cb.

**Cs** has especially an influence on the THD+N in high frequency (above 7kHz) and indirectly on the power supply disturbances.

With 100 $\mu$ F, you can expect similar THD+N performances like shown in the datasheet.

If Cs is lower than  $100\mu$ F, in high frequency increase THD+N and disturbances on the power supply rail are less filtered.

To the contrary, if Cs is higher than  $100\mu$ F, those disturbances on the power supply rail are more filtered.

**Cb** has an influence on THD+N in lower frequency, but its function is critical on the final result of PSRR with input grounded in lower frequency.

If Cb is lower than  $1\mu$ F, THD+N increase in lower frequency (see THD+N vs frequency curves) and the PSRR worsens up

If Cb is higher than  $1\mu$ F, the benefit on THD+N in lower frequency is small but the benefit on PSRR is substantial (see PSRR vs. Cb curves).

Note that Cin has a non-negligible effect on PSRR in lower frequency. Lower is its value, higher is the PSRR (see fig. 13).

#### Pop and Click performance

In order to have the best performances with the pop and click circuitry, the formula below must be follow :

$$\tau_{in} \leq \tau_b$$

With

$$\tau_{in} = (R_{in} + R_{feed}) \times C_{in}$$
 (s)

and

$$t_{\rm b} = 50 \mathrm{k}\Omega \times \mathrm{C}_{\mathrm{b}} \mathrm{(s)}$$

**لرېک** 

Power amplifier design examples

Given :

- Load impedance :  $8\Omega$
- Output power @ 1% THD+N : 0.5W
- Input impedance :  $10k\Omega$  min.
- Input voltage peak to peak : 1Vpp
- Bandwidth frequency : 20Hz to 20kHz (0, -3dB)
- THD+N in 20Hz to 20kHz < 0.5% @Pout=0.45W
- Ambient temperature max = 50°C
- SO8 package

First of all, we must calculate the minimum power supply voltage to obtain 0.5W into  $8\Omega$ . See curves in fig. 15, we can read 3.5V. Thus, the power supply voltage value min. will be 3.5V.

Following the maximum power dissipation equation :

$$Pdissmax = \frac{2Vcc^2}{\pi^2 R_1} (W)$$

with 3.5V we have Pdissmax=0.31W.

Refer to power derating curves (fig. 24), with 0.31W the maximum ambient temperature will be 100°C. This last value could be higher if you follow the example layout shows on the demoboard (better dissipation).

The gain of the amplifier in flat region will be :

$$G_{V} = \frac{V_{OUTPP}}{V_{INPP}} = \frac{2\sqrt{2R_{L}P_{OUT}}}{V_{INPP}} = 5.65$$

We have Rin >  $10k\Omega$ . Let's take Rin =  $10k\Omega$ , then Rfeed =  $28.25k\Omega$ . We could use for Rfeed =  $30k\Omega$ in normalized value and the gain will be Gv = 6.

In lower frequency we want 20 Hz (-3dB cut off frequency). Then

$$C_{\rm IN} = \frac{1}{2\pi\,\rm Rin\,F_{\rm CL}} = 795\rm nF$$

So, we could use for Cin a  $1\mu$ F capacitor value that gives 16Hz.

In Higher frequency we want 20kHz (-3dB cut off frequency). The Gain Bandwidth Product of the TS4890 is 2MHz typical and doesn't change when the amplifier delivers power into the load.

26/32

The first amplifier has a gain of

$$\frac{\text{Rfeed}}{\text{Rin}} = 3$$

and the theoretical value of the -3dB cut of higher frequency is 2MHz/3 = 660kHz.

We can keep this value or limiting the bandwidth by adding a capacitor Cfeed, in parallel on Rfeed. Then

$$C_{FEED} = \frac{1}{2\pi R_{FEED} F_{CH}} = 265 pF$$

So, we could use for Cfeed a 220pF capacitor value that gives 24kHz.

Now, we can choose the value of Cb with the constraint THD+N in 20Hz to 20kHz < 0.5% @ Pout=0.45W. If you refer to the closest THD+N vs frequency measurement : fig. 71 (Vcc=3.3V, Gv=10), with Cb = 1µF, the THD+N vs frequency is always below 0.4%. As the behaviour is the same with Vcc = 5V (fig. 67), Vcc = 2.6V (fig. 67). As the gain for these measurements is higher (worst case), we can consider with Cb = 1µF, Vcc = 3.5V and Gv = 6, that the THD+N in 20Hz to 20kHz range with Pout = 0.45W will be lower than 0.4%.

In the following tables, you could find three another examples with values required for the demoboard.

Remark : components with (\*) marking are optional.

# Application n°1 : 20Hz to 20kHz bandwidth and 6dB gain BTL power amplifier.

#### **Components :**

Designator	Part Type
R1	22k / 0.125W
R4	22k / 0.125W
R6	Short Cicuit
R7*	(Vcc-Vf_led)/If_led
R8	10k / 0.125W
C5	470nF
C6	100µF

<u>\</u>

Designator	Part Type
C7	100nF
C9	Short Circuit
C10	Short Circuit
C12	1µF
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch
S8	3 pts connector 2.54mm pitch
P1	PCB Phono Jack
D1*	Led 3mm
U1	TS4890ID or TS4890IS

# Application n°2 : 20Hz to 20kHz bandwidth and 20dB gain BTL power amplifier.

### **Components :**

Designator	Part Type
R1	110k / 0.125W
R4	22k / 0.125W
R6	Short Cicuit
R7*	(Vcc-Vf_led)/If_led
R8	10k / 0.125W
C5	470nF
C6	100µF
C7	100nF
C9	Short Circuit
C10	Short Circuit
C12	1µF
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch
S8	3 pts connector 2.54mm pitch
P1	PCB Phono Jack
D1*	Led 3mm
U1	TS4890ID or TS4890IS

Application n°3 : 50Hz to 10kHz bandwidth and 10dB gain BTL power amplifier.

### **Components :**

Designator	Part Type				
R1	33k / 0.125W				
R2	Short Circuit				
R4	22k / 0.125W				
R6	Short Cicuit				
R7*	(Vcc-Vf_led)/lf_led				
R8	10k / 0.125W				
C2	470pF				
C5	150nF				
C6	100µF				
С7	100nF				
C9	Short Circuit				
C10	Short Circuit				
C12	1µF				
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch				
S8	3 pts connector 2.54mm pitch				
P1	PCB Phono Jack				
D1*	Led 3mm				
U1	TS4890ID or TS4890IS				

Application n°4 : Differential inputs BTL power amplifier.

In this configuration, we need to place these components : R1, R4, R5, R6, R7, C4, C5, C12.

We have also : R4 = R5, R1 = R6, C4 = C5.

The gain of the amplifier is:

$$\text{GVDIFF} = 2 \ \frac{\text{R1}}{\text{R4}}$$

For Vcc=5V, a 20Hz to 20kHz bandwidth and 20dB gain BTL power amplifier you could follow the bill of material below.

# TS4890

## **Components :**

Designator	Part Type			
R1	110k / 0.125W			
R4	22k / 0.125W			
R5	22k / 0.125W			
R6	110k / 0.125W			
R7*	(Vcc-Vf_led)/lf_led			
R8	10k / 0.125W			
C4	470nF			
C5	470nF			
C6	100µF			
C7	100nF			
C9	Short Circuit			
C10	Short Circuit			
C12	1µF			
D1*	Led 3mm			
S1, S2, S6, S7	2mm insulated Plug 10.16mm pitch			
S8	3 pts connector 2.54mm pitch			
P1, P2	PCB Phono Jack			
U1	TS4890ID or TS4890IS			

### Note on how to use the PSRR curves (page 8)

We have finished a design and we have chosen for the components :

- Rin=Rfeed=22k $\Omega$
- Cin=100nF
- Cb=1µF

Now, on fig. 16, we can see the PSRR (input grounded) vs frequency curves. At 217Hz, we have a PSRR value of -36dB.


In reality we want a value about -70dB. So, we need a gain of 34dB !

Now, on fig. 15 we can see the effect of Cb on the PSRR (input grounded) vs. frequency. With Cb=100 $\mu$ F, we can reach the -70dB value.

The process to obtain the final curve (Cb=100 $\mu$ F, Cin=100nF, Rin=Rfeed=22k $\Omega$ ) is a simple transfer point by point on each frequency of the curve on fig. 16 to the curve on fig. 15.

The measurement result is shown on the next figure.





■ Note on PSRR measurement


### What is the PSRR ?

The PSRR is the Power Supply Rejection Ratio. It's a kind of SVR in a determined frequency range. The PSRR of a device, is the ratio between a power supply disturbance and the result on the output. We can say that the PSRR is the ability of a device to minimize the impact of power supply disturbances to the output.

|--|

How do we measure the PSRR ?

#### Fig. 108 : PSRR measurement schematic



### Principle of operation

- We fixed the DC voltage supply (Vcc)
- We fixed the AC sinusoidal ripple voltage (Vripple)
- No bypass capacitor Cs is used

The PSRR value for each frequency is :


$$PSRR(dB) = 20 \times Log_{10} \left[ \frac{Rms(V_{ripple})}{Rms(Vs_{+} - Vs_{-})} \right]$$

Remark : The measure of the Rms voltage is not a Rms selective measure but a full range (2 Hz to 125 kHz) Rms measure. It means that we measure the effective Rms signal + the noise.

# TS4890

## PACKAGE MECHANICAL DATA

	SO-8 MECHANICAL DATA						
DIM.	mm.		inch				
Dilvi.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
A	1.35		1.75	0.053		0.069	
A1	0.10		0.25	0.04		0.010	
A2	1.10		1.65	0.043		0.065	
В	0.33		0.51	0.013		0.020	
С	0.19		0.25	0.007		0.010	
D	4.80		5.00	0.189		0.197	
E	3.80		4.00	0.150		0.157	
е		1.27			0.050		
Н	5.80		6.20	0.228		0.244	
h	0.25		0.50	0.010		0.020	
L	0.40		1.27	0.016		0.050	
k		8° (max.)					
ddd			0.1			0.04	





57

DIM. MIN.		mm.		inch		
	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			1.1			0.043
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.78	0.86	0.94	0.031	0.031	0.037
b	0.25	0.33	0.40	0.010	0.13	0.013
с	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	4.75	4.90	5.05	0.187	0.193	0.199
E1	2.90	3.00	3.10	.0114	0.118	0.122
е		0.65			0.026	
К	0°		6°	0°		6°
L	0.40	0.55	0.70	0.016	0.022	0.028
L1			0.10			0.004

# PACKAGE MECHANICAL DATA

ш






## TS4890

## PACKAGE MECHANICAL DATA

DFN8 (3x3) MECHANICAL DATA							
DIM		mm.	mm.		inch		
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
A	0.80	0.90	1.00	31.5	35.4	39.4	
A1		0.02	0.05		0.8	2.0	
A2		0,70			27.6		
A3		0.20			7.9		
b	0.18	0.23	0.30	7.1	9.1	11.8	
D		3.00			118.1		
D2	2.23	2.38	2.48	87.8	93.7	97.7	
Е		3.00			118.1		
E2	1.49	1.64	1.74	58.7	64.6	68.5	
е		0.50			19.7		
L	0.30	0.40	0.50	11.8	15.7	19.7	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

#### © 2003 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom

لركماً