



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the SST39LF512/010/020/040 and SST39VF512/010/020/040 device is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 5).

Byte-Program Operation

The SST39LF512/010/020/040 and SST39VF512/010/020/040 are programmed on a byte-by-byte basis. Before programming, the sector where the byte exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 μ s. See Figures 6 and 7 for WE# and CE# controlled Program operation timing diagrams and Figure 16 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising

edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 10 for timing waveforms. Any commands written during the Sector-Erase operation will be ignored.

Chip-Erase Operation

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the '1's state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 11 for timing diagram, and Figure 19 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



Data# Polling (DQ₇)

When the SST39LF512/010/020/040 and SST39VF512/010/020/040 are in the internal Program operation, any attempt to read DQ₇ will produce the complement of the true data. Once the Program operation is completed, DQ₇ will produce true data. Note that even though DQ₇ may have valid data immediately following completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μ s. During internal Erase operation, any attempt to read DQ₇ will produce a "0". Once the internal Erase operation is completed, DQ₇ will produce a "1". The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Data# Polling timing diagram and Figure 17 for a flowchart.

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ₆ will produce alternating '0's and '1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 9 for Toggle Bit timing diagram and Figure 17 for a flowchart.

Data Protection

The SST39LF512/010/020/040 and SST39VF512/010/020/040 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST39LF512/010/020/040 and SST39VF512/010/020/040 provide the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within T_{RC}.

Product Identification

The Product Identification mode identifies the devices as the SST39LF/VF512, SST39LF/VF010, SST39LF/VF020 and SST39LF/VF040 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 12 for the Software ID Entry and Read timing diagram, and Figure 18 for the Software ID entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39LF/VF512	0001H	D4H
SST39LF/VF010	0001H	D5H
SST39LF/VF020	0001H	D6H
SST39LF/VF040	0001H	D7H

T1.1 1150

Product Identification Mode Exit/Reset


In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 13 for timing waveform, and Figure 18 for a flowchart.




512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet

FUNCTIONAL BLOCK DIAGRAM



1150 B1.1



1150 32-plcc NH P4.3

FIGURE 1: PIN ASSIGNMENTS FOR 32-LEAD PLCC

SST39LF/VF040	SST39LF/VF020	SST39LF/VF010	SST39LF/VF512		SST39LF/VF512	SST39LF/VF010	SST39LF/VF020	SST39LF/VF040
A11	A11	A11	A11	1	32	OE#	OE#	OE#
A9	A9	A9	A9	2	31	A10	A10	A10
A8	A8	A8	A8	3	30	CE#	CE#	CE#
A13	A13	A13	A13	4	29	DQ7	DQ7	DQ7
A14	A14	A14	A14	5	28	DQ6	DQ6	DQ6
A17	A17	NC	NC	6	27	DQ5	DQ5	DQ5
WE#	WE#	WE#	WE#	7	26	DQ4	DQ4	DQ4
V _{DD}	V _{DD}	V _{DD}	V _{DD}	8	25	DQ3	DQ3	DQ3
A18	NC	NC	NC	9	24	V _{SS}	V _{SS}	V _{SS}
A16	A16	A16	NC	10	23	DQ2	DQ2	DQ2
A15	A15	A15	A15	11	22	DQ1	DQ1	DQ1
A12	A12	A12	A12	12	21	DQ0	DQ0	DQ0
A7	A7	A7	A7	13	20	A0	A0	A0
A6	A6	A6	A6	14	19	A1	A1	A1
A5	A5	A5	A5	15	18	A2	A2	A2
A4	A4	A4	A4	16	17	A3	A3	A3

Standard Pinout
Top View
Die Up

1150 32-Isop WH P1.0

TOP VIEW (balls facing down)

SST39LF/VF010

6	A14	A13	A15	A16	NC	NC	NC	VSS
5	A9	A8	A11	A12	NC	A10	DQ6	DQ7
4	WE#	NC	NC	NC	DQ5	NC	VDD	DQ4
3	NC	NC	NC	NC	DQ2	DQ3	VDD	NC
2	A7	NC	A6	A5	DQ0	NC	NC	DQ1
1	A3	A4	A2	A1	A0	CE#	OE#	VSS
	A	B	C	D	E	F	G	H

1150 48-tbga B3K P2.0

TOP VIEW (balls facing down)

SST39LF/VF020

6	A14	A13	A15	A16	A17	NC	NC	VSS
5	A9	A8	A11	A12	NC	A10	DQ6	DQ7
4	WE#	NC	NC	NC	DQ5	NC	VDD	DQ4
3	NC	NC	NC	NC	DQ2	DQ3	VDD	NC
2	A7	NC	A6	A5	DQ0	NC	NC	DQ1
1	A3	A4	A2	A1	A0	CE#	OE#	VSS
	A	B	C	D	E	F	G	H

1150 48-tbga B3K P3.0

TOP VIEW (balls facing down)

SST39LF/VF040

6	A14	A13	A15	A16	A17	NC	NC	VSS
5	A9	A8	A11	A12	NC	A10	DQ6	DQ7
4	WE#	NC	NC	NC	DQ5	NC	VDD	DQ4
3	NC	NC	NC	NC	DQ2	DQ3	VDD	NC
2	A7	A18	A6	A5	DQ0	NC	NC	DQ1
1	A3	A4	A2	A1	A0	CE#	OE#	VSS
	A	B	C	D	E	F	G	H

1150 48-tbga B3K P4.0

Downloaded from Arrow.com.



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet




FIGURE 4: PIN ASSIGNMENT FOR 34-BALL WFBGA (4MM X 6MM) FOR 1 MBIT AND 2 MBIT

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
$A_{MS}^1-A_0$	Address Inputs	To provide memory addresses. During Sector-Erase $A_{MS}-A_{12}$ address lines will select the sector. During Block-Erase $A_{MS}-A_{16}$ address lines will select the block.
DQ_7-DQ_0	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide power supply voltage: 3.0-3.6V for SST39LF512/010/020/040 2.7-3.6V for SST39VF512/010/020/040
V_{SS}	Ground	
NC	No Connection	Unconnected pins.

T2.1 1150

1. A_{MS} = Most significant address
 $A_{MS} = A_{15}$ for SST39LF/VF512, A_{16} for SST39LF/VF010, A_{17} for SST39LF/VF020, and A_{18} for SST39LF/VF040

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}	A_{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D_{IN}	A_{IN}
Erase	V_{IL}	V_{IH}	V_{IL}	X^1	Sector address, XXH for Chip-Erase
Standby	V_{IH}	X	X	High Z	X
Write Inhibit	X	V_{IL}	X	High Z/ D_{OUT}	X
	X	X	V_{IH}	High Z/ D_{OUT}	X
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 4

T3.4 1150

1. X can be V_{IL} or V_{IH} , but no other value.

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040



Data Sheet

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr ¹	Data	Addr ¹	Data	Addr ¹	Data	Addr ¹	Data	Addr ¹	Data	Addr ¹	Data
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ²	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ³	30H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^{4,5}	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit ⁶	XXH	F0H										
Software ID Exit ⁶	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.2 1150

- Address format A₁₄-A₀ (Hex),
 Address A₁₅ can be V_{IL} or V_{IH}, but no other value, for the Command sequence for SST39LF/VF512.
 Addresses A_{MS}-A₁₅ can be V_{IL} or V_{IH}, but no other value, for the Command sequence.
 A_{MS} = Most significant address
 A_{MS} = A₁₅ for SST39LF/VF512, A₁₆ for SST39LF/VF010, A₁₇ for SST39LF/VF020, and A₁₈ for SST39LF/VF040
- BA = Program Byte address
- SA_X for Sector-Erase; uses A_{MS}-A₁₂ address lines
- The device does not remain in Software Product ID mode if powered down.
- With A_{MS}-A₁ = 0; SST Manufacturer's ID = BFH, is read with A₀ = 0,
 SST39LF/VF512 Device ID = D4H, is read with A₀ = 1,
 SST39LF/VF010 Device ID = D5H, is read with A₀ = 1,
 SST39LF/VF020 Device ID = D6H, is read with A₀ = 1,
 SST39LF/VF040 Device ID = D7H, is read with A₀ = 1.
- Both Software ID Exit operations are equivalent

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-2.0V to V _{DD} +2.0V
Voltage on A ₉ Pin to Ground Potential	-0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Solder Reflow Temperature ¹	260°C for 10 seconds
Output Short Circuit Current ²	50 mA

- Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions.
 Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
- Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE FOR SST39LF512/010/020/040

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	3.0-3.6V

OPERATING RANGE FOR SST39VF512/010/020/040

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	
C _L =	30 pF for SST39LF512/010/020/040
C _L =	100 pF for SST39VF512/010/020/040
See Figures 14 and 15	



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet

TABLE 5: DC OPERATING CHARACTERISTICS

$V_{DD} = 3.0\text{-}3.6\text{V}$ FOR SST39LF512/010/020/040 AND $2.7\text{-}3.6\text{V}$ FOR SST39VF512/010/020/040¹

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{DD}	Power Supply Current				Address input= V_{ILT}/V_{IHT} , at $f=1/T_{RC}$ Min $V_{DD}=V_{DD}$ Max
	Read ²		20	mA	$CE\#=V_{IL}$, $OE\#=WE\#=V_{IH}$, all I/Os open
	Program and Erase ³		30	mA	$CE\#=WE\#=V_{IL}$, $OE\#=V_{IH}$
I_{SB}	Standby V_{DD} Current		15	μA	$CE\#=V_{IHC}$, $V_{DD}=V_{DD}$ Max
I_{LI}	Input Leakage Current		1	μA	$V_{IN}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}$ Max
I_{LO}	Output Leakage Current		10	μA	$V_{OUT}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}$ Max
V_{IL}	Input Low Voltage		0.8	V	$V_{DD}=V_{DD}$ Min
V_{IH}	Input High Voltage	$0.7V_{DD}$		V	$V_{DD}=V_{DD}$ Max
V_{IHC}	Input High Voltage (CMOS)	$V_{DD}-0.3$		V	$V_{DD}=V_{DD}$ Max
V_{OL}	Output Low Voltage		0.2	V	$I_{OL}=100\text{ }\mu\text{A}$, $V_{DD}=V_{DD}$ Min
V_{OH}	Output High Voltage	$V_{DD}-0.2$		V	$I_{OH}=-100\text{ }\mu\text{A}$, $V_{DD}=V_{DD}$ Min

T5.7 1150

1. Typical conditions for the Active Current shown on the front data sheet page are average values at 25°C (room temperature), and $V_{DD} = 3\text{V}$ for VF devices. Not 100% tested.
2. Values are for 70 ns conditions. See the *Multi-Purpose Flash Power Rating* application note for further information.
3. 30 mA max for Erase operations in the industrial temperature range.

TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
$T_{PU-READ}^1$	Power-up to Read Operation	100	μs
$T_{PU-WRITE}^1$	Power-up to Program/Erase Operation	100	μs

T6.1 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7: CAPACITANCE ($T_a = 25^\circ\text{C}$, $f=1\text{ Mhz}$, other pins open)

Parameter	Description	Test Condition	Maximum
$C_{I/O}^1$	I/O Pin Capacitance	$V_{I/O} = 0\text{V}$	12 pF
C_{IN}^1	Input Capacitance	$V_{IN} = 0\text{V}$	6 pF

T7.0 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
$N_{END}^{1,2}$	Endurance	10,000	Cycles	JEDEC Standard A117
T_{DR}^1	Data Retention	100	Years	JEDEC Standard A103
I_{LTH}^1	Latch Up	$100 + I_{DD}$	mA	JEDEC Standard 78

T8.3 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. N_{END} endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.



AC CHARACTERISTICS

TABLE 9: READ CYCLE TIMING PARAMETERS

$V_{DD} = 3.0\text{-}3.6\text{V}$ FOR SST39LF512/010/020/040 AND $2.7\text{-}3.6\text{V}$ FOR SST39VF512/010/020/040

Symbol	Parameter	SST39LF512-45 SST39LF010-45 SST39LF020-45 SST39LF040-45		SST39LF020-55 SST39LF040-55		SST39VF512-70 SST39VF010-70 SST39VF020-70 SST39VF040-70		Units
		Min	Max	Min	Max	Min	Max	
T_{RC}	Read Cycle Time	45		55		70		ns
T_{CE}	Chip Enable Access Time		45		55		70	ns
T_{AA}	Address Access Time		45		55		70	ns
T_{OE}	Output Enable Access Time		30		30		35	ns
T_{CLZ}^1	CE# Low to Active Output	0		0		0		ns
T_{OLZ}^1	OE# Low to Active Output	0		0		0		ns
T_{CHZ}^1	CE# High to High-Z Output		15		15		25	ns
T_{OHZ}^1	OE# High to High-Z Output		15		15		25	ns
T_{OH}^1	Output Hold from Address Change	0		0		0		ns

T9.2 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 10: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T_{BP}	Byte-Program Time		20	μs
T_{AS}	Address Setup Time	0		ns
T_{AH}	Address Hold Time	30		ns
T_{CS}	WE# and CE# Setup Time	0		ns
T_{CH}	WE# and CE# Hold Time	0		ns
T_{OES}	OE# High Setup Time	0		ns
T_{OEh}	OE# High Hold Time	10		ns
T_{CP}	CE# Pulse Width	40		ns
T_{WP}	WE# Pulse Width	40		ns
T_{WPH}^1	WE# Pulse Width High	30		ns
T_{CPH}^1	CE# Pulse Width High	30		ns
T_{DS}	Data Setup Time	40		ns
T_{DH}^1	Data Hold Time	0		ns
T_{IDA}^1	Software ID Access and Exit Time		150	ns
T_{SE}	Sector-Erase		25	ms
T_{SCE}	Chip-Erase		100	ms


T10.1 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040


Data Sheet



Note: A_{MS} = Most significant address
A_{MS} = A₁₅ for SST39LF/VF512, A₁₆ for SST39LF/VF010,
A₁₇ for SST39LF/VF020 and A₁₈ for SST39LF/VF040

1150 F03.0


FIGURE 5: READ CYCLE TIMING DIAGRAM



Note: A_{MS} = Most significant address
A_{MS} = A₁₅ for SST39LF/VF512, A₁₆ for SST39LF/VF010,
A₁₇ for SST39LF/VF020 and A₁₈ for SST39LF/VF040


1150 F04.0

FIGURE 6: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



Note: A_{MS} = Most significant address
 A_{MS} = A_{15} for SST39LF/VF512, A_{16} for SST39LF/VF010,
 A_{17} for SST39LF/VF020 and A_{18} for SST39LF/VF040

FIGURE 7: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



Note: A_{MS} = Most significant address
 A_{MS} = A_{15} for SST39LF/VF512, A_{16} for SST39LF/VF010,
 A_{17} for SST39LF/VF020 and A_{18} for SST39LF/VF040

FIGURE 8: DATA# POLLING TIMING DIAGRAM



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet




FIGURE 9: TOGGLE BIT TIMING DIAGRAM






FIGURE 10: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



1150 F17.0

Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 10)
AMS = Most significant address
AMS = A₁₅ for SST39LF/VF512, A₁₆ for SST39LF/VF010, A₁₇ for SST39LF/VF020, and A₁₈ for SST39LF/VF040

FIGURE 11: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



1150 F09.2

Note: Device ID = D4H for SST39LF/VF512, D5H for SST39LF/VF010, D6H for SST39LF/VF020, and D7H for SST39LF/VF040.

FIGURE 12: SOFTWARE ID ENTRY AND READ



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet





FIGURE 13: SOFTWARE ID EXIT AND RESET



AC test inputs are driven at V_{IHT} ($0.9 V_{DD}$) for a logic "1" and V_{ILT} ($0.1 V_{DD}$) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} ($0.5 V_{DD}$) and V_{OT} ($0.5 V_{DD}$). Input rise and fall times ($10\% \leftrightarrow 90\%$) are <5 ns.

Note: V_{IT} - V_{INPUT} Test
 V_{OT} - V_{OUTPUT} Test
 V_{IHT} - V_{INPUT} HIGH Test
 V_{ILT} - V_{INPUT} LOW Test

FIGURE 14: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 15: A TEST LOAD EXAMPLE




FIGURE 16: BYTE-PROGRAM ALGORITHM




FIGURE 17: WAIT OPTIONS




FIGURE 18: SOFTWARE ID COMMAND FLOWCHARTS





FIGURE 19: ERASE COMMAND SEQUENCE



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet

PRODUCT ORDERING INFORMATION



1. Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are RoHS compliant.

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040



Data Sheet

Valid combinations for SST39LF512

SST39LF512-45-4C-NH	SST39LF512-45-4C-WH
SST39LF512-45-4C-NHE	SST39LF512-45-4C-WHE

Valid combinations for SST39VF512

SST39VF512-70-4C-NH	SST39VF512-70-4C-WH
SST39VF512-70-4C-NHE	SST39VF512-70-4C-WHE
SST39VF512-70-4I-NH	SST39VF512-70-4I-WH
SST39VF512-70-4I-NHE	SST39VF512-70-4I-WHE

Valid combinations for SST39LF010

SST39LF010-45-4C-NH	SST39LF010-45-4C-WH	SST39LF010-45-4C-B3K	SST39LF010-45-4C-MM
SST39LF010-45-4C-NHE	SST39LF010-45-4C-WHE	SST39LF010-45-4C-B3KE	SST39LF010-45-4C-MME

Valid combinations for SST39VF010

SST39VF010-70-4C-NH	SST39VF010-70-4C-WH	SST39VF010-70-4C-B3K
SST39VF010-70-4C-NHE	SST39VF010-70-4C-WHE	SST39VF010-70-4C-B3KE
SST39VF010-70-4I-NH	SST39VF010-70-4I-WH	SST39VF010-70-4I-B3K
SST39VF010-70-4I-NHE	SST39VF010-70-4I-WHE	SST39VF010-70-4I-B3KE

Valid combinations for SST39LF020

SST39LF020-45-4C-NH	SST39LF020-45-4C-WH	SST39LF020-45-4C-B3K	SST39LF020-45-4C-MM
SST39LF020-45-4C-NHE	SST39LF020-45-4C-WHE	SST39LF020-45-4C-B3KE	SST39LF020-45-4C-MME
SST39LF020-55-4C-NH	SST39LF020-55-4C-WH		
SST39LF020-55-4C-NHE	SST39LF020-55-4C-WHE		

Valid combinations for SST39VF020

SST39VF020-70-4C-NH	SST39VF020-70-4C-WH	SST39VF020-70-4C-B3K
SST39VF020-70-4C-NHE	SST39VF020-70-4C-WHE	SST39VF020-70-4C-B3KE
SST39VF020-70-4I-NH	SST39VF020-70-4I-WH	SST39VF020-70-4I-B3K
SST39VF020-70-4I-NHE	SST39VF020-70-4I-WHE	SST39VF020-70-4I-B3KE

Valid combinations for SST39LF040

SST39LF040-45-4C-NH	SST39LF040-45-4C-WH	
SST39LF040-45-4C-NHE	SST39LF040-45-4C-WHE	SST39LF040-45-4C-B3KE
SST39LF040-55-4C-NH	SST39LF040-55-4C-WH	
SST39LF040-55-4C-NHE	SST39LF040-55-4C-WHE	

Valid combinations for SST39VF040

SST39VF040-70-4C-NH	SST39VF040-70-4C-WH	
SST39VF040-70-4C-NHE	SST39VF040-70-4C-WHE	SST39VF040-70-4C-B3KE
SST39VF040-70-4I-NH	SST39VF040-70-4I-WH	
SST39VF040-70-4I-NHE	SST39VF040-70-4I-WHE	SST39VF040-70-4I-B3KE


Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet

PACKAGING DIAGRAMS



32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC)
SST PACKAGE CODE: NH




48-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 6MM X 8MM
SST PACKAGE CODE: B3K

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040



Data Sheet



- Note: 1. Complies with JEDEC publication 95 MO-142 BA dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in millimeters (max/min).
3. Coplanarity: 0.1 mm
4. Maximum allowable mold flash is 0.15 mm at the package ends, and 0.25 mm between leads.


32-tsop-WH-7

32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM
SST PACKAGE CODE: WH



512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040

Data Sheet



34-BALL VERY-VERY-THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (WFBGA) 4MM X 6MM
SST PACKAGE CODE: MM



TABLE 11: REVISION HISTORY

Number	Description	Date
01	2000 Data Book	Feb 2000
02	Changed speed from 45 ns to 55 ns for the SST39LF020 and SST39LF040	Aug 2000
03	2002 Data Book: Reintroduced the 45 ns parts for the SST39LF020 and SST39LF040	Feb 2002
04	- Added the B3K package for the 2 Mbit devices - Added footnote in Table 5 to indicate I_{DD} Write is 30 mA max for Erase operations in the Industrial temperature range.	Oct 2002
05	- Changes to Table 5 on page 8 - Added footnote for MPF power usage and Typical conditions - Clarified the Test Conditions for Power Supply Current and Read parameters - Clarified I_{DD} Write to be Program and Erase - Corrected I_{DD} Program and Erase from 20 mA to 30 mA - Part number changes - see page 21 for additional information	Mar 2003
06	Added new "MM" Micro-Package MPNs for 1M and 2M LF parts- see page 21	Oct 2003
07	2004 Data Book - Added non-Pb MPNs and removed footnote (See page 21) - Updated B3K and MM package diagrams	Nov 2003
08	- Added RoHS Compliant statement. - Added 4 MBit to Figure 3. - Revised Absolute Max Stress Ratings for Surface Mount Solder Reflow Temperature - Removed SST39VFxxx-90 Timing Parameters from Figure 9. - Added Footnote and removed Read Access Speed 90 = 90 to Product Ordering Information. - Removed 90 part numbers Valid Combinations lists	Dec 2005
09	Edited page Valid Combinations on page 21. Changed 39LF040-70-4C-B3KE to 39LF040-45-4C-B3KE	Jan 2006