TABLE OF CONTENTS

Features	1
Applications	
General Description	
Functional Block Diagram	
Revision History	2
Specifications	3
Digital Input Specifications	4
Absolute Maximum Ratings	5
Thermal Resistance	5
ESD Caution	5
Pin Configuration and Function Descriptions	6

Typical Performance Characteristics	7
Theory of Operation	12
Amplifier Gain	12
Amplifier Shutdown	12
High Output Impedance	12
Ground Sense	12
Layout	12
Typical Application Circuit	14
Outline Dimensions	15
Ordering Guide	15

REVISION HISTORY

2/12—Revision 0: Initial Version

SPECIFICATIONS

 $PVDD = 3.0 \text{ V, } C_{\text{CF}} = 1 \text{ } \mu\text{F, } C_{\text{CPVDD}} = C_{\text{CPVSS}} = 2.2 \text{ } \mu\text{F, } R_{\text{L}} = 32 \text{ } \Omega\text{, } T_{\text{A}} = 25^{\circ}\text{C, unless otherwise noted.}$


Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
DEVICE CHARACTERISTICS						
Voltage Gain	Av	Input voltage = 100 mV rms				
		GAIN pin high		6		dB
		GAIN pin low		0		dB
Output Power	Po	f = 1 kHz, THD = 1%				
		$R_L = 16 \Omega$, one channel		85		mW
		$R_L = 32 \Omega$, one channel		50		mW
		$R_L = 16 \Omega$, stereo		40		mW
		$R_L = 32 \Omega$, stereo		45		mW
Total Harmonic Distortion Plus Noise	THD + N	P _o = 10 mW per channel		0.01		%
Gain Matching	ΔA_V				1	%
Frequency Range		Ripple within ±0.5 dB	20		20,000	Hz
Differential Input Impedance	Z _{IN}		12	18	34.5	kΩ
CHARGE PUMP						
Oscillator Frequency	f _{OSC0}	Idle mode, V _{OUT} = 0 V		54		kHz
	f _{OSC1}	Active mode		550		kHz
Headphone Amplifier Supply						
Positive Rail	V_{CPVDD}	Efficiency mode: Vout < 0.2 V rms		PVDD/2		V
		High power mode: $V_{OUT} > 0.2 \text{ V rms}$		2.2		V
Negative Rail	V _{CPVSS}	Efficiency mode: Vout < 0.2 V rms		-PVDD/2		V
		High power mode: Vout > 0.2 V rms		-2.2		V
Output Voltage Threshold	V _{TH1}	Transition from efficiency mode to high power mode		285		mV
	V _{TH2}	Transition from high power mode to efficiency mode		375		mV
Charge Pump Transition Time	trelease	Charge pump transition from high power mode to efficiency mode		0.8		ms
	tattack	Charge pump transition from efficiency mode to high power mode		10		μs
NOISE PERFORMANCE		3 '				
Output Voltage Noise	en	BW = 20 kHz, A-weighted, gain = 0 dB		12		μV rms
Signal-to-Noise Ratio	SNR	A-weighted		98		dB
Pop-and-Click Noise	V _{CP}			-60		dBV
Channel Separation	X _{TALK}	Single-ended, 1 V rms, Po = 31 mW		86		dB
OUTPUT CHARACTERISTICS						
Output Offset Voltage	Vos				0.25	mV
Capacitive Output Drive	CLOAD			150		pF
Slew Rate	SR			1.25		V/µs
STARTUP AND SHUTDOWN	-	Measured from SD rising edge		· •		
Start-Up Time	t _{su}			20		ms
Shutdown Time	t _{SD}			36		μs
POWER SUPPLY	*30	0°C < T _A < 70°C				۳-
Supply Voltage Range	PVDD	Guaranteed from PSRR test	2.5		3.6	V
Quiescent Current	I _{DD}	$R_L = 32 \Omega + 200 \text{ pF}$; gain = 0 dB, PVDD = 3 V		1.7	5.0	mA
Shutdown Current	I _{SD}	SD = GND		1.7		μA
Power Supply Rejection Ratio	PSRR	$V_{RIPPLE} = 100 \text{ mV}_{PEAK}$, gain = 0 dB		•		F, ,
i ower supply nejection natio	ואוכו	f = 217 Hz		90		dB
						dВ
		f = 1 kHz		84		I AK

DIGITAL INPUT SPECIFICATIONS

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Input Voltage High	V _{IH}			1.2		V
Input Voltage Low	V _{IL}			0.5		V
Input Leakage Current	I _{IN}	$V_{IN} = 0 V \text{ or } V_{DD}$			±1	μΑ
Input Capacitance	C _{IN}				5	pF



ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
Analog Supply Voltage (PVDD)	3.75 V
Input Voltage	1.8 V _{PEAK}
Output ESD, Human Body Model	8 kV
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Junction Temperature Range	−65°C to +165°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	Unit
16-Ball, 1.64 mm × 1.64 mm WLCSP	66	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
A1	SD	Shutdown Control
B1	PGND	Power Ground
C1	CF2	Charge Pump Flying Capacitor, Terminal 2
D1	HI-Z	Output Impedance Select
A2	PVDD	Power Supply
B2	CF1	Charge Pump Flying Capacitor, Terminal 1
C2	CPVSS	Charge Pump Negative Supply
D2	GAIN	Gain Control Control
A3	OUTL	Left Channel Headphone Output
B3	CPVDD	Charge Pump Positive Supply
C3	SGND	Headphone Sense Ground
D3	OUTR	Right Channel Headphone Output
A4	INL-	Left Channel Inverting Input
B4	INL+	Left Channel Noninverting Input
C4	INR+	Right Channel Noninverting Input
D4	INR-	Right Channel Inverting Input

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. THD + N vs. Output Power, PVDD = 3.6 V, R_L = 32 Ω




Figure 4. THD + N vs. Output Power, PVDD = 3.0 V, R_L = 32 Ω




Figure 5. THD + N vs. Output Power, PVDD = 2.5 V, R_L = 32 Ω




Figure 6. THD + N vs. Output Power, PVDD = 3.6 V, R_L = 16 Ω




Figure 7. THD + N vs. Output Power, PVDD = 3.0 V, R_L = 16 Ω




Figure 8. THD + N vs. Output Power, PVDD = 2.5 V, R_L = 16 Ω




Figure 9. THD + N vs. Frequency, PVDD = 3.6 V, R_L = 32 Ω




Figure 10. THD + N vs. Frequency, PVDD = 2.5 V, $R_L = 32 \Omega$




Figure 11. PSRR vs. Frequency, PVDD = 3.0 V, R_L = 32 Ω




Figure 12. THD + N vs. Frequency, PVDD = 3.6 V, $R_L = 16 \Omega$




Figure 13. THD + N vs. Frequency, PVDD = 2.5 V, R_L = 16 Ω




Figure 14. PSRR vs. Frequency, PVDD = 3.0 V, R_L = 16 Ω




Figure 15. Output Power vs. Supply Voltage, $R_L = 32 \Omega$




Figure 17. Channel Separation vs. Frequency, PVDD = 3.0 V, R_L = 32 Ω




Figure 18. Output Power vs. Supply Voltage, $R_L = 16 \Omega$




Figure 19. High-Z Mode Output Impedance vs. Frequency




Figure 20. Channel Separation vs. Frequency, PVDD = 3.0 V, R_L = 16 Ω




Figure 21. Power Consumption vs. Output Power, PVDD = 3.0 V, R_L = 32 Ω




Figure 24. Power Consumption vs. Output Power, PVDD = 3.0 V, R_L = 16 Ω




Figure 22. Power Dissipation vs. Output Power, PVDD = 3.0 V, R_L = 32 Ω




Figure 25. Power Dissipation vs. Output Power, PVDD = 3.0 V, R_L = 16 Ω




Figure 23. Maximum Output Power per Channel vs. Load Resistance, Flying Capacitor = 1 μ F, THD + N = 1%




Figure 26. Quiescent Current vs. Supply Voltage




Figure 27. Start-Up Waveform vs. Time




Figure 29. Shutdown Waveform vs. Time




Figure 28. Output Spectrum vs. Frequency, PVDD = 3.0 V, R_L = 32 Ω

THEORY OF OPERATION

The SSM2932 provides a high efficiency Class-G stereo headphone output that is true ground-referenced; therefore, no external coupling capacitors are required for connection to the headphones. The headphones can be connected directly to the headphone output pins, OUTL (Ball A3) and OUTR (Ball D3). The headphone amplifier uses the supply provided at PVDD (Ball A2). This supply voltage must be decoupled with a 1 μF electrolytic capacitor, along with a 100 nF ceramic X7R capacitor.

The headphone amplifier uses Class-G architecture and generates the required power supplies with a built-in charge pump that uses a flying capacitor connected across CF1 (Ball B2) and CF2 (Ball C1). The charge pump switching frequency is approximately 54 kHz in the idle state with no input signal detected and 550 kHz when a signal is present. The generated supply voltages are available at CPVDD (Ball B3, positive rail) and CPVSS (Ball C2, negative rail).

The supply voltage of the headphone amplifier depends on the input signal to the amplifier. For lower input signal levels, the positive and negative rails are lowered, typically to $\pm PVDD/2$. As the signal level increases, CPVDD and CPVSS are raised to ± 2.2 V. This rail switching allows the amplifier to achieve higher efficiency.

In most typical usage conditions, the amplifier works on the lower CPVDD and CPVSS voltages (±PVDD/2), thereby consuming less power. In addition, because the amplifier generates the positive and negative rails, the output amplifier is true ground-referenced, thereby eliminating the need for large coupling capacitors to drive the load.

For best audio performance, it is recommended that 2.2 μ F, X7R ceramic decoupling capacitors be used for CPVDD and CPVSS. These capacitors serve as a reservoir for the headphone amplifier.

The headphone amplifier has built-in short-circuit protection and, therefore, shuts down in the event of a short circuit on the headphone outputs.

The amplifier is designed to drive headphones with a minimum impedance of 16 Ω . Capacitive loads of up to 150 pF are supported.

AMPLIFIER GAIN

The SSM2932 amplifier gain can be set to either 0 dB or 6 dB by applying the appropriate logic level to the GAIN pin (see Table 6).

Table 6. Amplifier Gain and GAIN Pin Logic Levels

Amplifier Gain	GAIN Pin Logic Level
0 dB	Low (≤0.5 V)
6 dB	High (≥1.2 V)

AMPLIFIER SHUTDOWN

Shutdown of the SSM2932 amplifier is controlled by the \overline{SD} pin. If a logic low is applied to this pin, the amplifier becomes inactive and draws only minimal current from the supply.

Table 7. Amplifier Shutdown

Amplifier State	SD Pin Logic Level
Shutdown	Low (≤0.5 V)
Power-On	High (≥1.2 V)

HIGH OUTPUT IMPEDANCE

The SSM2932 has a HI-Z control pin that mutes the amplifier and sets the output to a high impedance. If both HI-Z and $\overline{\text{SD}}$ are set high, the amplifier remains in a high impedance state. This feature allows the headphone output jack to be shared for other functions such as video output or data transmission.

GROUND SENSE

SGND (Ball C3) is provided for sensing the dc potential at the headphone jack. It is recommended that SGND be connected directly to the ground pin of the headphone jack to ensure the lowest dc offset at the amplifier output and to eliminate pop-and-click noises when the amplifier is turned on or off. In addition, connecting the SGND ball directly to the ground pin of the headphone jack helps to reduce crosstalk between the left and right channel outputs. A dc path between the SGND pin and the system ground must also be provided.

LAYOUT


Care must be taken to lay out PCB traces and wires properly between the amplifier, load, and power supply. A good practice is to use short, wide PCB tracks to decrease voltage drops and minimize inductance. Ensure that track widths are at least 200 mil per inch of track length for lowest DCR, and use at least 1 oz or 2 oz copper thickness to minimize resistance. A poor layout increases voltage drops, consequently affecting efficiency. Use large traces for the power supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance.

Proper grounding guidelines help to improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal. The PCB traces that connect the output pins to the load, as well as the PCB traces to the supply pins, should be as wide as possible to maintain the minimum trace resistances. It is also recommended that a large ground plane be used for minimum impedances. The SGND pin should be connected directly to the ground pin of the headphone jack.

In addition, good PCB layout isolates critical analog paths from sources of high interference. High frequency circuits (analog and digital) should be separated from low frequency circuits.

Properly designed multilayer PCBs can reduce EMI emissions and increase immunity to the RF field by a factor of 10 or more compared with double-sided boards. A multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted by signal crossover.

If the system has separate analog and digital ground and power planes, the analog ground plane should be directly beneath the analog power plane, and, similarly, the digital ground plane should be directly beneath the digital power plane. There should be no overlap between analog and digital ground planes or between analog and digital power planes.



TYPICAL APPLICATION CIRCUIT




Figure 30. Application Circuit (Differential Input Configuration)

OUTLINE DIMENSIONS




Figure 31. 16-Ball Wafer Level Chip Scale Package [WLCSP] 1.6 mm × 1.6 mm Body (CB-16-11) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
SSM2932ACBZ-RL	−40°C to +85°C	16-Ball Wafer Level Chip Scale Package [WLCSP]	CB-16-11
SSM2932ACBZ-R7	-40°C to +85°C	16-Ball Wafer Level Chip Scale Package [WLCSP]	CB-16-11
EVAL-SSM2932Z		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES





www.analog.com