# Table of Content-

1.	GENE	RAL DESCRIPTION	. 1			
2.	FEATURES					
	2.1	Temperature Measurement	. 1			
	2.2	Voltage Measurement				
	2.3	Fan Control	. 1			
	2.4	Event Notification	. 1			
	2.5	General				
3.	KEY S	PECIFICATIONS	. 2			
4.	PIN C	ONFIGURATION	3			
5.	PIN DI	ESCRIPTION	3			
	5.1	PIN TYPE DISCRIPTION	3			
	5.2	PIN DISCRIPTION				
6.	DESC	RIPTION	. 6			
	6.1	GENERAL DESCRIPTION	. 6			
	6.2	ACCESS INTERFACE				
		6.2.1 Data write to the internal register				
		6.2.2 Data read from the internal register	6			
	6.3	ADDRESS SETTING7				
	6.4	TEMPERATURE MONITOR DATA FORMAT	. 7			
		6.4.1 The local temperature (on-die) data with 8-bit 2's complement format				
		6.4.2 The remote temperature data with 11-bit 2's complement format				
	6.5	VOLTAGE SENSE DATA FORMAT				
	6.6	FAN_IN Count Calculation				
	6.7	FAN_OUT Duty Cycle / DC Level Calculation				
	6.8	SMART FAN <sup>TM</sup> IV Control Parameters				
		6.8.1 Step Up Time / Step Down Time				
		6.8.2 Fan Output Start-up Value				
		6.8.3 Fan Output Nonstop				
	6.9	SMART FAN <sup>TM</sup> IV				
	6.10	PECI				
	6.11	ALERT# Output				
	0.11	6.11.1 ALERT# Output Mechanism				
		6.11.2 ALERT# Response Address				
	6.12	T_CRIT# Output				
	6.13	SMI# Output				
		6.13.1 Temperature				
		6.13.2 Voltage	.16			

		6.13.3	Fan	16
	6.14	RESE	T# Output	16
	6.15	Progra	amming from EEPROM	16
7.	REGIS	STER D	ESCRIPTION	17
	7.1		0 REGISTER MAP	
	7.2		0 REGISTER DETAIL	
	1.2	7.2.1	Bank Select Register	
		7.2.2	Remote Diode 1 Temperature Readout Register (MSB)	
		7.2.3	Remote Diode 2 Temperature Readout Register (MSB)	
		7.2.4	Remote Diode 3 Temperature Readout Register (MSB)	
		7.2.5	Local Diode Temperature Readout Register (MSB)	
		7.2.6	Temperature Readout Register (LSB)	
		7.2.7	PECI 0 Temperature Readout Register (MSB)	
		7.2.8	PECI 1 Temperature Readout Register (MSB)	
		7.2.9	Read PECI Temperature Readout Register (LSB)	
		7.2.10	VCC Readout Register (MSB)	
		7.2.11	VCore Readout Register (MSB)	24
		7.2.12	VSEN1 Readout Register (MSB)	24
		7.2.13	VSEN2 Readout Register (MSB)	25
		7.2.14	VSEN3 Readout Register (MSB)	25
		7.2.15	Voltage Readout Register (LSB)	25
		7.2.16	Fan Count 1 Readout Register (MSB)	25
		7.2.17	Fan Count 2 Readout Register (MSB)	26
		7.2.18	Fan Count 3 Readout Register (MSB)	26
		7.2.19	Fan Count Readout Register (LSB)	26
		7.2.20	MNTIMON Percent Register	26
		7.2.21	Diode Fault Alert Status Register	27
		7.2.22	Temperature Low Alert Status Register	27
		7.2.23	Temperature High Alert Status Register	27
		7.2.24	Fan Alert Status Register	28
		7.2.25	T_CRIT# Alert Status Register	28
		7.2.26	GPIO Alert Status Register	28
		7.2.27	Temperature SMI Status Register	29
		7.2.28	Voltage SMI Status Register	
		7.2.29	Fan SMI Status Register	
		7.2.30	T_CRIT# Real Time Status Register	
		7.2.31	Start Register	
		7.2.32	Mode Selection Register	
		7.2.33	PECI Enable Register	
		7.2.34	Fan Enable Register	
		7.2.35	Voltage Monitor Enable Register	
		7.2.36	Conversion Rate Register	
		7.2.37	Fault Queue Register	31

# **NCT7802Y**

7.2.38	Alert# High Limit Link to T_CRIT# Register	32
7.2.39	Reset Time Setting Register	32
7.2.40	Reset Limit Low Byte Register	32
7.2.41	Reset Limit High Byte Register	32
7.2.42	SMI# Control Register	33
7.2.43	RTD1 Temperature High Limit Register	33
7.2.44	RTD1 Temperature Low Limit Register	33
7.2.45	RTD2 Temperature High Limit Register	34
7.2.46	RTD2 Temperature Low Limit Register	34
7.2.47	RTD3 Temperature High Limit Register	
7.2.48	RTD3 Temperature Low Limit Register	34
7.2.49	LTD Temperature High Limit Register	34
7.2.50	LTD Temperature Low Limit Register	35
7.2.51	DTS Temperature High Limit Register	35
7.2.52	DTS Temperature Low Limit Register	
7.2.53	RTD1 TCRIT Threshold Register	35
7.2.54	RTD2 TCRIT Threshold Register	35
7.2.55	RTD3 TCRIT Threshold Register	36
7.2.56	LTD TCRIT Threshold Register	36
7.2.57	DTS TCRIT Threshold Register	36
7.2.58	VSEN1 High Limit Low Byte Register	36
7.2.59	VSEN1 Low Limit Low Byte Register	36
7.2.60	VSEN2 High Limit Low Byte Register	37
7.2.61	VSEN2 Low Limit Low Byte Register	37
7.2.62	VSEN3 High Limit Low Byte Register	37
7.2.63	VSEN3 Low Limit Low Byte Register	37
7.2.64	VCC High Limit Low Byte Register	37
7.2.65	VCC Low Limit Low Byte Register	38
7.2.66	VSEN Limit High Byte 1 Register	38
7.2.67	VSEN Limit High Byte 2 Register	38
7.2.68	FANIN1 Limit Low Byte Register	38
7.2.69	FANIN2 Limit Low Byte Register	39
7.2.70	FANIN3 Limit Low Byte Register	39
7.2.71	FANIN1 Limit High Byte Register	39
7.2.72	FANIN2 Limit High Byte Register	39
7.2.73	FANIN3 Limit High Byte Register	40
7.2.74	ALERT Mask Register Register	40
7.2.75	ALERT/SMI Mask Temperature Channel Register	40
7.2.76	ALERT/SMI Mask Fan Channel Register	41
7.2.77	SMI Mask Voltage Channel Register	41
7.2.78	T_CRIT# Mask Register	41
7.2.79	GPIO Alert Mask Register	42
7.2.80	GPIO Enable Register	42
7 2 81	GPIO Mode Register	42



7.2.82	GPIO Output Type Register	43
7.2.83	GPIO Input Data Register	43
7.2.84	GPIO Output Data Register	43
7.2.85	BEEP Voltage Channel Enable Register	44
7.2.86	BEEP Fan Channel Enable Register	44
7.2.87	BEEP Temperature Channel Enable Register	44
7.2.88	BEEP Enable Register	
7.2.89	Fan Control Output Type	45
7.2.90	Fan Control Output Mode	
7.2.91	Fan Control 1 Output Value	46
7.2.92	Fan Control 2 Output Value	46
7.2.93	Fan Control 3 Output Value	46
7.2.94 (CRPE)	Close-Loop Fan Control RPM mode Register and Configure Register of PECI 46	
7.2.95	Temperature to Fan mapping Relationships Register	47
7.2.96	Temperature to Fan mapping Relationships Register	47
7.2.97	Fan Control Configuration Register 1	48
7.2.98	Fan Control Configuration Register 2	48
7.2.99	Fan Control Configuration Register 3	49
7.2.100	Fan Control Configuration Register 4	49
7.2.101	Close-Loop Fan Control RPM mode Tolerance Register	49
7.2.102	FANCTL Step Up Time Register	50
7.2.103	FANCTL Step Down Time Register	50
7.2.104	Default Fan Speed Register	50
7.2.105	FANCTL1 PWM Prescalar Register	50
7.2.106	FANCTL2 PWM Prescalar Register	51
7.2.107	FANCTL3 PWM Prescalar Register	52
7.2.108	Temp1 Hystersis Register	52
7.2.109	Temp2 Hystersis Register	52
7.2.110	Temp3 Hystersis Register	52
7.2.111	FANCTL Start Duty Cycle Register	53
7.2.112	FANCTL Stop Time Register	53
7.2.113	NonStop Disable Register	53
7.2.114	Fan Output Min Value when PECI Error Register (FOMV)	53
7.2.115	Table 1 X-axis Transition Point 1 Register	54
7.2.116	Table 1 X-axis Transition Point 2 Register	54
7.2.117	Table 1 X-axis Transition Point 3 Register	54
7.2.118	Table 1 X-axis Transition Point 4 Register	54
7.2.119	Table 1 X-axis Critical Point Register	55
7.2.120	Table 1 Y-axis Transition Point 1 Register	55
7.2.121	Table 1 Y-axis Transition Point 2 Register	55
7.2.122	Table 1 Y-axis Transition Point 3 Register	55
7.2.123	Table 1 Y-axis Transition Point 4 Register	56
7 2 124	Table 2 X-axis Transition Point 1 Register	56



	7.2.125	Table 2 X-axis Transition Point 2 Register	56
	7.2.126	Table 2 X-axis Transition Point 3 Register	56
	7.2.127	Table 2 X-axis Transition Point 4 Register	57
	7.2.128	Table 2 X-axis Critical Point Register	57
	7.2.129	Table 2 Y-axis Transition Point 1 Register	57
	7.2.130	Table 2 Y-axis Transition Point 2 Register	57
	7.2.131	Table 2 Y-axis Transition Point 3 Register	58
	7.2.132	Table 2 Y-axis Transition Point 4 Register	58
	7.2.133	Table 3 X-axis Transition Point 1 Register	58
	7.2.134	Table 3 X-axis Transition Point 2 Register	58
	7.2.135	Table 3 X-axis Transition Point 3 Register	59
	7.2.136	Table 3 X-axis Transition Point 4 Register	59
	7.2.137	Table 3 X-axis Critical Point Register	59
	7.2.138	Table 3 Y-axis Transition Point 1 Register	59
	7.2.139	Table 3 Y-axis Transition Point 2 Register	
	7.2.140	Table 3 Y-axis Transition Point 3 Register	60
	7.2.141	Table 3 Y-axis Transition Point 4 Register	60
	7.2.142	TD1 Offset Register	
	7.2.143	TD2 Offset Register	61
	7.2.144	TR1 Offset Register	61
	7.2.145	TR2 Offset Register	61
	7.2.146	TR3 Offset Register	61
	7.2.147	Digital Filter Level Select Register	62
	7.2.148	Programmable Temperature 1 Register	62
	7.2.149	Programmable Temperature 2 Register	
	7.2.150	Software Reset Register	62
	7.2.151	Vendor ID Register	63
	7.2.152	Chip ID Register	
	7.2.153	Version ID Register	63
7.3	BANK 1	REGISTER MAP	64
7.4		REGISTER DETAIL	
/ . <del>4</del>		PECI Control Register 1	
		PECI Control Register 2	
		PECI Control Register 3	
		Report Temperature Style Register	
		Address Content for Manual Command Register	
		Write Length for Manual Command Register	
		Read Length for Manual Command Register	
		Command Code for Manual Command Register	
		Agent0 Base Temperature Register	
	7.4.9 <i>F</i>	Agent1 Base Temperature Register	
	7.4.10 7.4.11	Generic Write in Data 1 to Client Register	
	7.4.11 7.4.12		
	1.4.12	Generic Write in Data 2 to Client Register	08

# **NCT7802Y**

		7.4.13	Generic Write in Data 3 to Client Register	69	
		7.4.14	Generic Write in Data 4 to Client Register	69	
		7.4.15	Generic Write in Data 5 to Client Register	70	
		7.4.16	Generic Write in Data 6 to Client Register	70	
		7.4.17	Generic Write in Data 7 to Client Register	70	
		7.4.18	Generic Write in Data 8 to Client Register	70	
		7.4.19	Generic Write in Data 9 to Client Register	71	
		7.4.20	Generic Write in Data 10 to Client Register		
		7.4.21	Generic Write in Data 11 to Client Register	71	
		7.4.22	Generic Write in Data 12 to Client Register	71	
		7.4.23	Agent Relative Temperature Register		
		7.4.24	Agent Characteristic Register		
		7.4.25	Generic Read Out Data 1 from Client Register	73	
		7.4.26	Generic Read Out Data 2 from Client Register	74	
		7.4.27	Generic Read Out Data 3 from Client Register	74	
		7.4.28	Generic Read Out Data 4 from Client Register		
		7.4.29	Generic Read Out Data 5 from Client Register		
		7.4.30	Generic Read Out Data 6 from Client Register		
		7.4.31	Generic Read Out Data 7 from Client Register	75	
		7.4.32	Generic Read Out Data 8 from Client Register		
		7.4.33	Generic Read Out Data 9 from Client Register	75	
8.	ELEC	TRICAL	CHARACTERISTICS	76	
	8.1	Absolu	ute Maximum Ratings	76	
	8.2	DC Ch	naracteristics	76	
	8.3	AC Ch	aracteristics	77	
9.	ORDERING INFORMATION7				
10.	TOP MARKING SPECIFICATIONS				
11.	PACK	AGE DR	RAWING AND DIMENSIONS	79	
12.	RFVI	SION HIS	STORY	80	





## 1. GENERAL DESCRIPTION

NCT7802Y is a Nuvoton Hardware Monitor IC, which can monitor several critical hardware parameters of the systems, including power supply voltages, fan speeds, and temperatures, to make the system work stably and efficiently, especially for server and workstation applications.

NCT7802Y supports one on-die and up to 5 remote temperature sensors with SMBus interface. There's a 10-bit analog-to-digital converter (ADC) is built inside NCT7802Y, to convert the monitored temperature values. The remote inputs can be connected to CPU/GPU thermal diode or any thermal diode sensors and thermistor, it also can get the Intel® CPU temperature directly via Intel ®PECI3.0 interface.

Additionally, the NCT7802Y can monitor up to 5 analog voltage inputs, 3 fan tachometer inputs and supports up to 6 multifunctional GPIO. The SMART FAN<sup>TM</sup> IV mode provides 4 sets of temperature setting points, and they can also control the duty cycle of fan outputs. It provides an easy method to implement quiet and cooling solution with maximum safety and flexibility.

Meanwhile, there're 5 pure hardware event pins for independent alarm signals, and the all threshold values could be set for system protection without any timing delay.

### 2. FEATURES

## 2.1 Temperature Measurement

- Measure the temperature with high accuracy
- One local on-die thermal sensor
- Two pairs thermal diode (current mode) temperature channels
- Three thermistor mode temperature channels
- Support Intel® PECI 3.0 interfaces for reading Intel®CPU temperature

## 2.2 Voltage Measurement

Up to five voltage inputs, three multi-functions with thermal diode pair

### 2.3 Fan Control

- Three fan control outputs multi-function (PWM mode supported)
- Two fan control outputs support DC mode
- Three fan tachometer input multi-function
- SMART FAN<sup>TM</sup> IV mode or Manual mode to control the fan speed

## 2.4 Event Notification

- Support 5 alarm outputs: ALERT#, T\_CRIT#, RESET#, SMI#, BEEP signals to activate system protection.
- ALERT# output supports SMBus<sup>TM</sup> 2.0 ARA function

### 2.5 General

- Provide up to 6 GPIO pins (multi-function with fan control).
- I<sup>2</sup>C® Compatible System Management bus (SMBus)
- Support 8 SMBus address selection
- Programming from EEPROM support
- 3.3V±5% V<sub>CC</sub> operation
- 20-pin QFN package (Halogen free)

## 3. KEY SPECIFICATIONS

Voltage monitoring accuracy

VSEN input  $\pm 10 \text{mV}$  VCC input  $\pm 80 \text{mV}$ 

Temperature Sensor Accuracy

 $\begin{tabular}{lll} Remote Diode Sensor Accuracy (25~85°C) & $\pm$ 1°C typ. \\ On-chip Temperature Sensor Accuracy (25~70°C) & $\pm$ 2°C typ. \\ Remote Temperature Sensor Resolution & 0.125°C \\ On-chip Temperature Sensor Resolution & 1 °C \\ \end{tabular}$ 

● Supply Voltage 3.3V ± 5%

Operating Supply Current


VCC 5mA typ.
VTT < 1mA

Operating Temperature Range
 -40°C ~ 85°C \*1

<sup>\*1</sup> Guaranteed by design from -40~85 degree C, 100% tested at 85 degree C.



## 4. PIN CONFIGURATION



## 5. PIN DESCRIPTION

## 5.1 PIN TYPE DISCRIPTION

PIN TYPE	PIN ATTRIBUTE
OD <sub>12</sub>	Open-drain output pin with 12 mA sink capability
IN <sub>ts</sub>	TTL level input pin and schmitt trigger, with 5V tolerance support
V1	Type of PECI
AIN Input pin (Analog)	
OUT <sub>12</sub>	Output pin with 12 mA sink/source capability
AOUT	Output pin (Analog)
Р	Power or Ground Pin



# 5.2 PIN DISCRIPTION

PIN NO.	PIN NAME	I/O	FUNCTION	
4	TD1-	AIN	Connect to Thermal Diode 1 Cathode	
1	VREF	AOUT	VREF output for Thermistor function	
	TD1+		Connect to Thermal Diode 1 Anode	
2	TR1	AIN	Thermistor 1 sensing input	
	VSEN1		Voltage sensing input. Detection range is 0~2.048V	
3	vcc	Р	Power supply, Voltage input 3.3V±5% It is also a voltage sensing input	
4	VTT	Р	Intel® CPU Vtt power	
5	PECI	V1	Intel® CPU PECI interface	
6	RESET#	OD <sub>12</sub>	Reset alarm output, for detect VCC power fault	
7	ALERT#	OD <sub>12</sub>	Alarm output, for interrupt control (default)	
,	SMI#	OD <sub>12</sub>	Alarm output, for interrupt control	
8	T_CRIT#	OD <sub>12</sub>	T_CRIT alarm output, for interrupt or shutdown control. (default)	
0	BEEP	OD <sub>12</sub>	BEEP output when abnormal event occurs (Frequency:300Hz/600Hz, Tone=500mS)	
9	SDA	IN <sub>ts</sub> /OD <sub>12</sub>	SMBus bi-directional data	
10	SCL	IN <sub>ts</sub>	SMBus Clock	
11	FANIN1	IN <sub>ts</sub>	Fan tachometer input (default)	
	GPIO1	IN <sub>ts</sub> /OD <sub>12</sub> /OUT <sub>12</sub>	General purpose I/O function	
		OUT <sub>12</sub> /OD <sub>12</sub> /AOUT	Fan speed control PWM/DC output	
The co	FANCTL1		It can be configured to PWM/DC mode by registers.  Default is PWM output	
12	20		As DC output, 256 steps output voltage scaled to 0~VCC	
35	GPIO2	IN <sub>ts</sub> /OD <sub>12</sub> /OUT <sub>12</sub>	General purpose I/O function	
10	FANIN2	IN <sub>ts</sub>	Fan tachometer input (default)	
13	GPIO3	IN <sub>ts</sub> /OD <sub>12</sub> /OUT <sub>12</sub>	General purpose I/O function	

PIN NO.	PIN NAME	I/O	FUNCTION	
	FANCTL2	OUT <sub>12</sub> /OD <sub>12</sub>	Fan speed control PWM/DC output  It can be configured to PWM/DC mode by registers.  Default is PWM output	
14		/AOUT	As DC output, 256 steps output voltage scaled to 0~VCC	
	GPIO4	IN <sub>ts</sub> /OD <sub>12</sub> /OUT <sub>12</sub>	General purpose I/O function	
45	FANIN3	$IN_ts$	Fan tachometer input (default)	
15	GPIO5	IN <sub>ts</sub> /OD <sub>12</sub> /OUT <sub>12</sub>	General purpose I/O function	
40	FANCTL3	OUT <sub>12</sub> /OD <sub>12</sub>	Fan speed control PWM output	
16	GPIO6	IN <sub>ts</sub> /OD <sub>12</sub> /OUT <sub>12</sub>	General purpose I/O function	
17 <b>GND</b> P		Р	Power supply ground	
18 VCORE AIN Voltage sensing input.		Voltage sensing input. Detection range is 0~2.048V		
	TD2-		Connect to Thermal Diode 2 Cathode	
19	TR3	AIN	Thermistor 3 sensing input	
	VSEN3		Voltage sensing input. Detection range is 0~2.048V	
20	TD2+		Connect to Thermal Diode 2 Anode	
	TR2 AIN		Thermistor 2 sensing input	
	VSEN2		Voltage sensing input. Detection range is 0~2.048V	



## 6. DESCRIPTION


### 6.1 GENERAL DESCRIPTION

The NCT7802Y is a Nuvoton Hardware Monitor IC, contains one on-die and up to 5 remote temperature sensors, with SMBus and Intel PECI3.0 interface. There're also five voltage monitoring channels, 3 fan control groups, and GPIO functions with SMBus interface. NCT7802Y supports up to 8 sets SMBus address selection, it also provides ALERT#/SMI#/T\_CRIT#/BEEP and RESET# alarm signals for event notification.


### 6.2 ACCESS INTERFACE

NCT7802Y provides SMBus to access the internal register, supports SMBus byte write and byte read protocols.

### 6.2.1 Data write to the internal register



## 6.2.2 Data read from the internal register





### 6.3 ADDRESS SETTING

NCT7802Y has three address pins and multi-function with FANCTRL1~3, the SMBus address will be strapped when VCC ready 100mS, during the 100mS, the level of strapping pins must be fixed. The address will be retained as long as the VCC of NCT7802Y is maintained. The pull-up power plane must be the same as the VCC power of NCT7802Y.

ADD0(FANCTRL1)	ADD1(FANCTRL2)	ADD2(FANCTRL3)	ADDRESS
0	0	0	0101 000X
0	0	1 40	0101 001X
0	1	0	0101 010X
0	1	1	0101 011X
1	0	0	0101 100X
1	0	1	0101 101X
1	1	0	0101 110X <sup>*1</sup>
1	1	1	0101 111X <sup>*2</sup>

## X=Read/Write# Bit

## 6.4 TEMPERATURE MONITOR DATA FORMAT

## 6.4.1 The local temperature (on-die) data with 8-bit 2's complement format

TEMPERATURE	8-BIT DIGITAL OUTPUT
+127°C	0111,1111
+25°C	0001,1001
+2°C	0000,0010
+1°C	0000,0001
+0°C	0000,0000
- 1°C	1111,1111
- 2°C	1111,1110
- 25°C	1110,0111
- 128°C	1000,0000

<sup>\*1</sup> When set the NCT7802Y to address 5Ch, EEPROM loading function will be enabled, EEPROM address has to be ACh, refer to section 6.15.

<sup>\*2</sup> When set the NCT7802Y to address 5Eh, EEPROM loading function will be enabled, EEPROM address has to be AEh, refer to section 6.15.



TEMPERATURE	8-BIT DIGITAL OUTPUT HIGH BYTE	3-BIT DIGITAL OUTPUT LOW BYTE
+127.875°C	0111,1111	111X,XXXX
+25.750°C	0001,1001	110X,XXXX
+2.250°C	0000,0010	010X,XXXX
+1.125°C	0000,0001	001X,XXXX
+0.000°C	0000,0000	000X,XXXX
- 1.125°C	1111,1110	111X,XXXX
- 2.250°C	1111,1101	110X,XXXX
- 25.750°C	1110,0110	010X,XXXX
- 127.875°C	1000,0000	001X,XXXX

## 6.5 VOLTAGE SENSE DATA FORMAT

MNTVSEN Low Byte together with MNTVSEN High Byte forms the 10-bit count value. If MNTVSEN High Byte readout is read successively, the NCT7802Y will latch the MNTVSEN Low Byte for next read. Then voltage readout high byte and low byte are combined to 10-bitVoltage Value.

For VSEN1~3 and Vcore monitoring, real voltage calculations should follow the formula:

$$Voltage(V) = 10bitCountValue \times 0.002$$

VOLTAGE	MNTVSEN HIGH BYTE	MNTVSEN LOW BYTE
+2 V	1111,1010	00XX,XXXX
+1 V	0111,1101	00XX,XXXX
+0.036 V	0000,0100	10XX,XXXX
+0 V	0000,0000	00XX,XXXX

For VCC monitoring, real voltage calculations should follow the formula:

$$Voltage(V) = 10bitCountValue \times 0.004$$

## 6.6 FAN IN Count Calculation

The FAN\_IN tachometer high byte and low byte are combined to 13-bitCountValue. Real RPM (Rotate per Minute) calculation should follow the formula:

$$FanSpeed(RPM) = \frac{1.35 \times 10^{6}}{(13 - bitCountValue) \times (FanPoles/4)}$$

In this formula, FanPoles stands for the number of NS pole pairs inside the fan. Normally an N-S-N-S Fan (FanPoles=4) generates 2 pulses after completing one rotation.



## 6.7 FAN\_OUT Duty Cycle / DC Level Calculation

The NCT7802Y provides 3 set of PWM for fan speed control. The duty cycle of PWM can be programmed by an 8-bit register. The expression of duty cycle can be represented as follow formula:

$$Duty - cycle(\%) = \frac{Programmed \ 8 - bit \ Register \ Value}{255} \times 100\%$$

The NCT7802Y provides 2 set of DC output for fan speed control on FANCTL1 and FANCTL2. The DC output can be programmed by an 8-bit register. The expression of DC level can be represented as follow formula:

Output Voltage (V) = 
$$VCC \times \frac{Programmed 8 - bit Register Value}{255}$$

## 6.8 SMART FANTM IV Control Parameters

In SMART FAN<sup>TM</sup> IV Mode, there are some Fan control parameters as below descriptions:

## 6.8.1 Step Up Time / Step Down Time

SMART FAN<sup>TM</sup> IV is designed for the smooth operation of the fan. The Up Time / Down Time register defines the time interval between successive duty increases or decreases. If this value is set too small, the fan will not have enough time to speed up after tuning the duty and sometimes may result in unstable fan speed. On the other hand, if Up Time / Down Time is set too large, the fan may not work fast enough to dissipate the heat. This register should never be set to 0, otherwise, the fan duty will be abnormal.

### 6.8.2 Fan Output Start-up Value

From still to rotate, the fan usually needs a higher fan output value to generate enough torque to conquer the restriction force. Thus the Fan Output Start-up Value is used to turn on the fan with the specified output value.

### 6.8.3 Fan Output Nonstop

It takes some time to bring a fan from still to working state. Therefore, Nonstop value are designed with first FANCTL step output to keep the fan working when the system does not require the fan to help reduce heat but still want to keep the fast response time to speed up the fan.

### 6.8.4 Fan Output Stop Time

A time interval is specified to turn off the fan if SMART FAN<sup>TM</sup> IV continuously requests to slow down the fan which has already reached the Stop time.




Figure 6-1 SMART FAN<sup>™</sup> IV Control Parameters

# 6.9 SMART FANTM IV

SMART  $FAN^{TM}$  IV supports Fan Duty Outputs Mode and Close Loop Fan Control (RPM) Mode to control the fan speed.

There're 3 slopes can be obtained by setting FanDuty/RPM1~FanDuty/RPM4 and T1~T4 through the registers. When the temperature rises, FAN Output will calculate the target FanDuty/RPM based on the current slope. For example, assuming Tx is the current temperature and FanDuty/RPM is the target, then the slope:

$$X2 = \frac{\left(FanDuty3 / RPM3\right) - \left(FanDuty2 / RPM2\right)}{\left(T3 - T2\right)}$$

Fan Output:

Targ et FanDuty or RPM =  $(FanDuty2 \text{ or } RPM 2) + (Tx - T2) \cdot X2$ 





Figure 6-2 SMART FAN<sup>™</sup> IV Mechanism

In addition, SMART FAN<sup>TM</sup> IV can also set up Critical Temperature and Hysteresis. If the current temperature exceeds Critical Temperature, external fan will be forced by maximum FanDuty to meet the largest target FanDuty or RPM, Which is 0xFF. The target FanDuty & RPM value will be determined in accordance to the slope only when the temperature falls below (TCritical – Critical Hyst).

NCT7802Y provide 3 temperature sources selection to map the fan, the algorithm will make a decision to control the fan as below figure:




## 6.10 PECI

PECI (Platform Environment Control Interface) is a new digital interface to read the CPU temperature of Intel® CPUs. With a bandwidth ranging from 2 Kbps to 2 Mbps, PECI uses a single wire for self-clocking and data transfer. By interfacing to the Digital Thermal Sensor (DTS) in the Intel® CPU, PECI reports a negative temperature (in counts) relative to the processor's temperature at which the thermal control circuit (TCC) is activated. At the TCC Activation temperature, the Intel CPU will operate at reduced performance to prevent the device from thermal damage.

PECI is one of the temperature sensing methods that the NCT7802Y supports. The NCT7802Y contains a PECI master and reads the CPU PECI temperature. The CPU is a PECI client.

The PECI temperature values returning from the CPU are in "counts" which are approximately linear in relation to changes in temperature in degrees centigrade. However, this linearity is approximate and cannot be guaranteed over the entire range of PECI temperatures. For further information, refer to the PECI specification. All references to "temperature" in this section are in "counts" instead of "°C".

Figure 6-3 shows a typical fan speed (PWM duty cycle) and PECI temperature relationship.



The Temperature (counts)

Figure 6-3 PECI Temperature

In this illustration, when PECI temperature is -20, the PWM duty cycle for fan control is at Duty2. When CPU is getting hotter and the PECI temperature is -10, the PWM duty cycle is at Duty1.

At Tcontrol PECI temperature, the recommendation from Intel is to operate the CPU fan at full speed. Therefore Duty1 is 100% if this recommendation is followed. The value of Tcontrol can be obtained by reading the related Machine Specific Register (MSR) in the Intel CPU. The Tcontrol MSR address is usually in the BIOS Writer's guide for the CPU family in question. Refer to the relevant CPU documentation from Intel for more information. In this example, Tcontrol is -10.

When the PECI temperature is below -20, the duty cycle is fixed at Duty2 to maintain a minimum (and constant) RPM for the CPU fan.

NCT7802Y's fan control circuit can only accept positive real-time temperature inputs and limits setting (when SMART FAN<sup>TM</sup> IV mode). The device provides offset registers to 'shift' the negative PECI readings to positive values otherwise the fan control circuit will not function properly. The offset registers are the Tbase registers located at Bank1, Index09h and Index0Ah. All default values of these Tbase registers are 8'h00. These registers should be programmed with (positive) values so that the resultant value (Tbase + PECI) is always positive. The unit of the Tbase register contents is "count" to match that of PECI values. The resultant value (Tbase + PECI) should not be interpreted as the "temperature" (whether in count or °C) of the PECI client (CPU).

Figure 6-4 Temperature and Fan Speed Relation after Tbase Offsets shows the temperature/fan speed relationship after Tbase offsets are applied (based on Figure 6-3 PECI Temperature). This view is from the perspective of the NCT7802Y fan control circuit.




Figure 6-4 Temperature and Fan Speed Relation after Tbase Offsets

Assuming Tbase is set to 100 and the PECI temperature is -15, the real-time temperature value to the fan control circuit will be 85 (-15 + 100). The value of 55 (hex) will appear in the relevant real-time temperature register.

While using SMART FAN<sup>TM</sup> IV control function of NCT7802Y, BIOS/software must include Tbase in determining the thresholds (limits). In this example, assuming Tcontrol is -10 and Tbase is set to 100,



the threshold temperature value corresponding to the "100% fan duty cycle" event is 90 (-10+100). The value of 5A (hex) should be written to the relevant threshold register.

Tcontrol is typically -10 to -20 for PECI-enabled CPUs. Base on that, a value of 85 ~100 for Tbase could be set for proper operation of the fan control circuit. This recommendation is applicable for most designs. In general, the concept presented in this section could be used to determine the optimum value of Tcontrol to match the specific application.

## 6.11 ALERT# Output

The NCT7802Y ALERT# pin is an active-low open-drain output pin which is triggered when temperature measured and fan exceeds the limitation defined in the limit registers.

## 6.11.1 ALERT# Output Mechanism

Figure 6-5 shows the mechanism of the ALERT# output. In this mode, the NCT7802Y will set the ALERT mask bit of Configuration Register during a read of the Status Register if any flag in Status Register, except the ADC\_Busy flag and Remote Diode Open flag, is set. This prevents further ALERT# triggering until the master has reset the ALERT mask bit (write 0 to Alert\_MSK in Bank0 CR[21h] Bit7), at the end of the interrupt service routine. The Status Register flags are cleared only upon a read Status Register command from the master and will be re-alerted at the end of the next temperature conversion if the measured temperature still falls outside of the allowed range.




Figure 6-5 ALERT# Output Mechanism

## 6.11.2 ALERT# Response Address

Figure 6-6 shows the mechanism of the SMBus ALERT# Response Address (ARA) support on ALERT# output. In this mode, the ALERT# output of the NCT7802Y is connected to the SMBus alert line which has more than one device connected to it. Through such and implementation, SMBus alert mode can assist the master in resolving which salve generates an interrupt. When the measured temperature falls outside of the allowed range, the ALERT# pin will be pulled low and the corresponding alert flags in Status Register will be set to 1. The ALERT# mask bit will just be set if there is a read command for Status Register or when ARA occurs from master (Alert Response Address is 0001100x). Meanwhile, the NCT7802Y will generate and return its own address to the master. If the temperature never falls outside of the allowed range, the latched ALERT# pin can release by the reset ALERT mask bit and the latched corresponding alert flags in Status Register can release by reading command for Status Register.




Figure 6-6 SMBus ARA Mechanism

## 6.12 T\_CRIT# Output

T\_CRIT# output pulls low when the measured temperature exceeds the critical temperature threshold point. Once the T\_CRIT# output pulls low, it will not be set high until the measured temperature is lower than critical temperature threshold point.

## 6.13 SMI# Output

## 6.13.1 Temperature

SMI# for temperature monitoring provides 3 modes: Comparator Interrupt Mode, Two-Times Interrupt Mode, and the One-Time Interrupt Mode.

## 6.13.1.1. Comparator Interrupt Mode

Temperature exceeding  $T_O$  causes an interrupt and this interrupt will be reset when reading all of the Interrupt Status Registers. Once an interrupt event has occurred by exceeding  $T_O$ , then reset, if the temperature remains above the  $T_{HYST}$ , the interrupt will occur again when the next conversion has completed. If an interrupt event has occurred by exceeding  $T_O$  and not reset, the interrupts will not occur again. The interrupts will continue to occur in this manner until the temperature goes below  $T_{HYST}$ .




### 6.13.1.2. Two-Times Interrupt Mode

Temperature exceeding  $T_O$  causes an interrupt and then temperature going below  $T_{HYST}$  will also cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. Once an interrupt event has occurred by exceeding  $T_O$ , then reset, if the temperature remains above the  $T_{HYST}$ , the interrupt will not occur.


## 6.13.1.3. One-Time Interrupt Mode

Temperature exceeding  $T_O$  causes an interrupt and then temperature going below  $T_{HYST}$  will not cause an interrupt. Once an interrupt event has occurred by exceeding  $T_O$ , then going below  $T_{HYST}$ , an interrupt will not occur again until the temperature exceeding  $T_O$ .



Comparator Interrupt Mode

Two-Times Interrupt Mode






## 6.13.2 Voltage

SMI# interrupt for voltage is Two-Times Interrupt Mode. Voltage exceeds high limit or going below low limit, it will causes an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register.

#### 6.13.3 Fan

SMI# interrupt for fan is Two-Times Interrupt Mode. Fan count exceeds the limit, or exceeding and then going below the limit, it will cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register.



## 6.14 RESET# Output

The NCT7802Y provides a reset controller for the system's 3.3V supply rail. The RESET# pin will pull low pulse when the measured VCC below the threshold voltage. The RESET# pin set to '1' after the 3.3V VCC supply rises above its threshold voltage.

## 6.15 Self-Programming from EEPROM

The NCT7802Y supports self-programming through an external I2C EEPROM during NCT7802Y power-on. The EEPROM is recommended to be 24C02 type. During 200ms period after power on, NCT7802Y will detect if the external EEPROM exists by issuing the SMBus Byte Read command with 50KHz SMBus clock frequency. If a NACK of SMBus protocol is detected, NCT7802Y will stop self-programming, otherwise, NCT7802Y will keep loading data from external EEPROM sequentially to Bank0 Index 00h~E2h registers. Therefore, other SMBus master has to avoid from accessing NCT7802Y during the 200ms after power-on.

Please also refer to NCT7802Y APN for self-programming implementation.



# 7. REGISTER DESCRIPTION

# 7.1 BANKO REGISTER MAP

	T		1			1/0		1	1				
ldx	Register Name	Att	Df	7	6	5	4	3	2	1	0		
0	Bank Select	R/W	00			10	RSV	13			BKSEL		
1	Read RTD1 High Byte	R	00				MNTRTE	01[10:3]					
2	Read RTD2 High Byte	R	00				MNTRTE	02[10:3]					
3	Read RTD3 High Byte	R	00				MNTRTE	D3[10:3]					
4	Read LTD High Byte	R	00				MNTLT	TD[7:0]					
5	Read Temp Low Byte	R	00	MN	MNTTD_Lsb[2:0]				RSV	12			
6	Read PECI 0 Temp High Byte	R	00		MNTPE								
7	Read PECI1 Temp High Byte	R	00				MNTPE	CI1[9:2]	40	2	Z		
8	Read PECI Low Byte	R	00	MNTPECI	_Lsb[1:0]			RSV					
9	Read VCC	R	00				MNTVC	C[9:2]		180	6		
Α	Read VCore	R	00				MNTVC	ore[9:2]					
С	Read VSEN1	R	00		MNTVSEN1[9:2]								
D	Read VSEN2	R	00		MNTVSEN2[9:2]								
Е	Read VSEN3	R	00		MNTVSEN3[9:2]								
F	Read Volt Low Byte	R	00	MNTV_I	Lsb[1:0]			R	SV				
10	Read Fan Count 1High Byte	R	FF				MNTFAN	N1[12:5]					
11	Read Fan Count 2High Byte	R	FF				MNTFAN	N2[12:5]					
12	Read Fan Count 3High Byte	R	FF				MNTFAN	N3[12:5]					
13	Read Fan Count 1Low Byte	R	F8		MN	TFAN_Lsb[4	4:0]		RSV				
15	MNTIMON_Percent	R	00				MNTIMON	I_Percent					
17	Diode Fault Alert Status	R	00			RSV			STS_DF3	STS_DF2	STS_DF1		
18	Low Alert Status	R	00	RS	SV	I1	STS_PEC I0	STS_AL4	STS_AL3	STS_AL2	STS_AL1		
19	High Alert Status	R	00	RS	SV	STS_PEC I1	STS_PEC I0	STS_AH4	STS_AH3	STS_AH2	STS_AH1		
1A	Fan Alert Status	R	00	RSV	FAN_TAR 3	FAN_TAR 2	FAN_TAR 1	RSV	FAN_FC3	FAN_FC2	FAN_FC1		
1B	TCRIT Alert Status	R	00	RS	SV	STS_PEC I1	STS_PEC I0	STS_TC4		STS_TC2	STS_TC1		
1C	GPIO Alert Status	R	00	RS	SV	STS_GPI O6	STS_GPI O5	STS_GPI O4	STS_GPI O3	STS_GPI O2	STS_GPI O1		
1D	SMI Temp Status	R	00	RSV STS_PEC STS_PEC II I0			STS_PEC	STS_LTD	STS_RTD 3	STS_RTD 2	STS_RTD 1		
1E	SMI Voltage status	R	00	RSV			STS_VCC	STS_VSE N3	STS_VSE N2	STS_VSE N1			
1F	SMI FAN status	R	00	RSV	FAN_TAR 3	FAN_TAR 2	FAN_TAR 1	RSV	_	FAN_FC2			
20	TCRIT Real Time Status	R	00	(0)	RS	SV		LTD_Texc	RTD3_Te xc	RTD2_Te xc	RTD1_Te xc		

						1		1		Т	Т
ldx	Register Name	Att	Df	7	6	5	4	3	2	1	0
21	START	R/W	01	Msk_Alert		1000	R	SV			START
22	Mode Selection	R/W	7F	RSV	EnLTD	RTD3	B_MD	RTD2	2_MD	RTD <sup>.</sup>	1_MD
23	PECI Enable	R/W	00		1	RS	V			EnPECI1	EnPECI0
24	Fan Enable	R/W	07			RSV			EnFan3	EnFan2	EnFan1
25	Voltage monitor Enable	R/W	03			RS	V			EnVCore	EnVCC
26	Conversion Rate	R/W	03			RS	V	X_		ConvR	ate[1:0]
27	Fault Queue	R/W	03			RS	V	150		FaultQu	eue[1:0]
28	Alert High link to T_CRIT#	R/W	00			RSV		3	SYS3	SYS2	SYS1
29	Reset time setting	R/W	04			RSV		0	40 s	SetResetTim	ne
2A	Reset Limit Low Byte	R/W	EE				ResetLi	mit[7:0]		'n	
2B	Reset Limit High Byte	R/W	80	ResetLir	nit[9:8]			RS	SV		
2F	SMI Control	R/W	00	ALERT_S MI_Sel	TCRIT_B EEP_Sel	SMI_MO D	SMI_POL	OVT_MO D	En_SMI	TempS	miMode
30	RTD1 Temp High Limit	R/W	55		_		RTD1	I_HL	10		8
31	RTD1 Temp Low Limit	R/W	00				RTD <sup>,</sup>	1_LL		(1)/2	
32	RTD2 Temp High Limit	R/W	55		RTD2_HL						2
33	RTD2 Temp Low Limit	R/W	00		RTD2_LL						
34	RTD3 Temp High Limit	R/W	55		RTD3_HL						
35	RTD3 Temp Low Limit	R/W	00				RTD	3_LL			
36	LTD Temp High Limit	R/W	55				LTD.	_HL			
37	LTD Temp Low Limit	R/W	00				LTD	_LL			
38	DTS Temp High Limit	R/W	55				DTS	_HL			
39	DTS Temp Low Limit	R/W	00				DTS	_LL			
ЗА	RTD1 TCRIT Threshold	R/W	64				TCRIT_	_RTD1			
3B	RTD2 TCRIT Threshold	R/W	64				TCRIT_	_RTD2			
3C	RTD3 TCRIT Threshold	R/W	64				TCRIT_	_RTD3			
3D	LTD TCRIT Threshold	R/W	64				TCRIT	_LTD			
3E	DTS TCRIT Threshold	R/W	64				TCRIT	_DTS			
3F	Vsen1 High Limit Low Byte	R/W	FF				VSEN1_	_HL[7:0]			
40	Vsen1 Low Limit low Byte	R/W	00				VSEN1_	_LL[7:0]			
41	Vsen2 High Limit low Byte	R/W	FF		VSEN2_HL[7:0]						
42	Vsen2 Low Limit low sByte	R/W	00	VSEN2_LL[7:0]							
43	Vsen3 High Limit low Byte	R/W	FF	VSEN3_HL[7:0]							
44	Vsen3 Low Limit low Byte	R/W	00				VSEN3_	_LL[7:0]			
45	VCC High limit low byte	R/W	FF	FF VCC_HL[7:0]							
46	VCC Low limit low byte	R/W	00	(0)			VCC_L	L[7:0]			
47	VSEN high Byte 1	R/W	СС	VSEN1_	HL[9:8]	VSEN1_	_LL[9:8]	VSEN2_	_HL[9:8]	VSEN2	_LL[9:8]

ldx	Register Name	Att	Df	7	6	5	4	3	2	1	0
48	VSEN high Byte 2	R/W	СС	VSEN3_	HL[9:8]	VSEN3	_LL[9:8]	VCC_	HL[9:8]	VCC_	LL[9:8]
49	FANIN1 Limit low Byte	R/W	FF			***	FANIN1_	_HL[7:0]			
4A	FANIN2 Limit low Byte	R/W	FF		1	25	FANIN2_	_HL[7:0]			
4B	FANIN3 Limit low Byte	R/W	FF		- 3	US	FANIN3_	_HL[7:0]			
4C	FANIN1 Limit high byte	R/W	F8		FAI	NIN1_HL[12	2:8]		RSV		
4D	FANIN2 Limit high byte	R/W	F8		FANIN2_HL[12:8]					RSV	
4E	FANIN3 Limit high byte	R/W	F8		FANIN3_HL[12:8]					RSV	
4F	Alert Mask function	R/W	7F	RSV	-   0   1				Msk_AH	Msk_AL	Msk_DF
50	Alert / SMI Mask Temp Channel	R/W	3F	RS	V	Msk_Peci 1	Msk_Peci 0	Msk_LTD	Msk_RTD 3	Msk_RTD 2	1
51	Alert / SMI Mask FAN Channel	R/W	07		RSV					Msk_Fan 2	Msk_Fan 1
52	SMI Mask Voltage Channel	R/W	8F	Msk_Reset		RSV		Msk_VCC	N3	Msk_VSE N2	N1
53	TCRIT Mask	R/W	BF	Msk_ALL	RSV	Msk_Peci 1	Msk_Peci 0	Msk_LTD	MSk_RTD 3	Msk_RTD 2	Msk_RTD 1
54	GPIO Alert Mask	R/W	3F	RS	V	Msk_GPI O6	Msk_GPI O5	Msk_GPI O4	Msk_GPI O3	Msk_GPI O2	Msk_GPI O1
55	GPIO Enable	R/W	00	RS	V	EnGPIO6		EnGPIO4			EnGPIO1
56	GPIO mode	R/W	3F	RS	V	GPIO6 Mode	GPIO5 Mode	GPIO4 Mode	GPIO3 Mode	GPIO2 Mode	GPIO1 Mode
57	GPIO output type	R/W	00	RS	RSV		GPIO5 OB	GPIO4 OB	GPIO3 OB	GPIO2 OB	GPIO1 OB
58	GPIO input data	R	00	RSV		GPIO6 in	GPIO5 in	GPIO4 in	GPIO3 in		GPIO1 in
59	GPIO output data	R/W	00	RS	V	GPIO6 out	GPIO5 out	GPIO4 out	GPIO3 out	GPIO2 out	GPIO1 out
5A	Beep voltage Enable	R/W	00		RSV		EnBP_Re set	EnBP_VC C	EnBP_V3	EnBP_V2	EnBP_V1
5B	Beep Fan Enable	R/W	00			RSV			EnBP_Fa n3	n2	EnBP_Fa n1
5C	Beep Temp Enable	R/W	00	RS	V	EnBP_Pe ci1	ci0	EnBP_LT D	EnBP_RT D3	EnBP_RT D2	EnBP_RT D1
5D	Beep Enable	R/W	00	RS	V	EnBP_SM I	EnBP_DF	EnBP_AL	EnBP_AH	EnBP_TC	Beep_En
5E	Fan Control Output Type	R/W	00			RS	SV			EnDCFA N2	EnDCFA N1
5F	Fan Control Output Mode	R/W	00	RSV	PWM3_P ol	PWM2_P ol	PWM1_P ol	RSV	PWM3_O D	PWM2_O D	PWM1_O D
60	Fan Control 1 Output Value	RW	7F				FAND	Outy1			
61	Fan Control 2 Output Value	RW	7F				FAND	Outy2			
62	Fan Control 3 Output Value	RW	7F				FAND	Outy3			
63	Close-Loop Fan Control RPM mode Register and Configure Register of PECI Error	RW	00	Tw	TwoDimension RPM_HIGH_					PEC	IERR
64	Temperature to Fan mapping Relationships	RW	00	RSV Temp2FanSelect RSV						mp1FanSe	ect
65	Temperature to Fan mapping Relationships	RW	00	RSV					Те	mp3FanSe	ect
66	Configuration Register 1	RW	00	Temp2_Sh are_En	Ter	np2_Share	_Sel	Temp1_S hare_En	n remp1_Snare_Sel		
67	Configuration Register 2	RW	00	0	RS	SV		Temp3_S hare_En	Ter	np3_Share	_Sel
68	Configuration Register 3	RW	00	RSV	Te	mp2_Sour_	Sel	RSV	Temp1_Sour_Sel		

ldx	Register Name	Att	Df	7	6	5	4	3	2	1	0
69	Configuration Register 4	RW	00			RSV			Te	emp3_Sour_	Sel
6D	Close-Loop Fan Control RPM mode Tolerance	RW	02		RS	V	4		Generic	_Tol_RPM	
6E	Fanctl Step Up Time	RW	0A		1	2	UpT	ime			
6F	Fanctl Step Down Time	RW	0A		~ ~	13	Down	Time			
70	DefaultFanSpeed	RW	7F				DefaultFa	anSpeed			
71	PWM1 Prescalar	RW	84	FanOutDivi sor1[7]			Fan	OutDivisor1	[6:0]		
72	PWM2 Prescalar	RW	84	FanOutDivi sor2[7]			Fan	OutDivisor2	2[6:0]		
73	PWM3 Prescalar	RW	84	FanOutDivi sor3[7]			Fan	OutDivisor3	8[6:0]		
74	Temp1 Hystersis	RW	53	RSV	(	Criti_HysT1		RSV	40	Oper_HysT	1
75	Temp2 Hystersis	RW	53	RSV	(	Criti_HysT2		RSV		Oper_HysT	.2
76	Temp3 Hystersis	RW	53	RSV	(	Criti_HysT3		RSV	(3)	Oper_HysT	3
77	Fanctl Start Duty Cycle	RW	30				StartDu	tyCycle	Vite	20	
78	Stop Time of Fanctl	RW	FF				Stop	Time	100	10 C	6
79	NonStop Enable	RW	00			RSV		NonStop			
7A	Fan Output Min Value when PECI Error	RW	80		MinDuty_PECIERR						
80	Table 1 Transition Point 1	RW	19		Temp1Table_TR1						10
81	Table 1 Transition Point 2	RW	23				Temp1Ta	ble_TR2			
82	Table 1 Transition Point 3	RW	2D				Temp1Ta	able_TR3			
83	Table 1 Transition Point 4	RW	37				Temp1Ta	ble_TR4			
84	Table 1 Critical Point	RW	3C			Т	emp1Table	e_TRCritical			
85	Table 1 Y-axis Transition Point 1	RW	8C				Temp1Ta	able_FL1			
86	Table 1 Y-axis Transition Point 2	RW	AA				Temp1Ta	able_FL2			
87	Table 1 Y-axis Transition Point 3	RW	C8				Temp1Ta	able_FL3			
88	Table 1 Y-axis Transition Point 4	RW	E6				Temp1Ta	able_FL4			
90	Table 2 Transition Point 1	RW	19				Temp2Ta	ble_TR1			
91	Table 2 Transition Point 2	RW	23				Temp2Ta	ble_TR2			
92	Table 2 Transition Point 3	RW	2D				Temp2Ta	ble_TR3			
93	Table 2 Transition Point 4	RW	37				Temp2Ta	ble_TR4			
94	Table 2 Critical Point	RW	3C			Т	emp2Table	e_TRCritical			
95	Table 2 Y-axis Transition Point 1	RW	8C		Temp2Table_FL1						
96	Table 2 Y-axis Transition Point 2	RW	AA	Temp2Table_FL2							
97	Table 2 Y-axis Transition Point 3	RW	C8	Temp2Table_FL3							
98	Table 2 Y-axis Transition Point 4	RW	E6	Temp2Table_FL4							
Α0	Table 3 Transition Point 1	RW	19				Temp3Ta	able_TR1			
A1	Table 3 Transition Point 2	RW	23	6			Temp3Ta	ble_TR2			

ldx	Register Name	Att	Df	7	6		5	4	3	2	1	0					
A2	Table 3 Transition Point 3	RW	2D		<u> </u>			Temp3Ta	ble_TR3	<u>'</u>		1					
А3	Table 3 Transition Point 4	RW	37			114	**	Temp3Ta	ble_TR4								
A4	Table 3 Critical Point	RW	3C			1	1	Temp3Table	_TRCritical								
A5	Table 3 Y-axis Transition Point 1	RW	8C			W		Temp3Ta	able_FL1								
A6	Table 3 Y-axis Transition Point 2	RW	AA		Temp3Table_FL2												
A7	Table 3 Y-axis Transition Point 3	RW	C8		Temp3Table_FL3												
A8	Table 3 Y-axis Transition Point 4	RW	E6		Temp3Table_FL4												
C1	TD1 Offset	R/W	3D	R	RSV Offset_TD1												
C2	TD2 Offset	R/W	3D	RSV		RSV Offset_TD2											
C4	TR1 Offset	R/W	00		RSV Offset_TR						t_TR1						
C5	TR2 Offset	R/W	00			RSV			2	Offse	et_TR2						
C6	TR3 Offset	R/W	00			RSV				Offse	t_TR3	<i>&gt;&gt;</i>					
СВ	Filter Level Select	R/W	00	L	DT		R	RT3	R	Γ2	3	RT1					
E3	Programmable Temperature 1	R/W	00					PGM_TE	MP1[7:0]		The state of the s	700					
E4	Programmable Temperature 2	R/W	00					PGM_TE	MP2[7:0]			350					
FC	SOFT RESET	W		INIT					RSV								
FD	Vendor ID	R	50					Vend	or ID								
FE	ChipID	R	СЗ					Chi	oID								
FF	Version ID	R	2x					Version ID	(x=1,2,3)		Version ID (x=1,2,3)						



# 7.2 BANK 0 REGISTER DETAIL

## 7.2.1 Bank Select Register

Location : Index 00h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		RSV									
FUNC.	BKSEL : E	BKSEL: Bank selection , 0=Bank0 , 1=Bank1									

## 7.2.2 Remote Diode 1 Temperature Readout Register (MSB)

Location : Index 01h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	MNTRTD1[10:3]											
FUNC.	C. MNTRTD1[10:3]: Readout of RTD1 High Byte											

## 7.2.3 Remote Diode 2 Temperature Readout Register (MSB)

Location : Index 02h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	MNTRTD2[10:3]										
FUNC.	MNTRTD2[10:3]: Readout of RTD2 High Byte										

# 7.2.4 Remote Diode 3 Temperature Readout Register (MSB)

Location : Index 03h Type : Read Only

Power on default value: 00h

BIT	2790	6	5	4	3	2	1	0				
NAME	MNTRTD3[10:3]											
FUNC.	MNTRTD3[10:3] : Readout of RTD3 High Byte											

- 22 -



## 7.2.5 Local Diode Temperature Readout Register (MSB)

Location: Index 04h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	MNTLTD[7:0]											
FUNC.	FUNC. MNTLTD[7:0]: Readout of LTD Temperature											

## 7.2.6 Temperature Readout Register (LSB)

Location: Index 05h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	19	00	
NAME	MN	TTD_LSB[	2:0]			RSV		(1)	
FUNC.	C. MNTTD_LSB[2:0] : Readout of TD Low Byte								

# 7.2.7 PECI 0 Temperature Readout Register (MSB)

Location: Index 06h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		MNTPECI0[9:2]									
FUNC.	MNTPECI	MNTPECI0[9:2]: Readout of PECI0 High Byte									

## 7.2.8 PECI 1 Temperature Readout Register (MSB)

Location: Index 07h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	30	MNTPECI1[9:2]									
FUNC.	MNTPECI	MNTPECI1[9:2] : Readout of PECI1 High Byte									

- 23 -

Feb. 2012

Version: 1.2



## 7.2.9 Read PECI Temperature Readout Register (LSB)

Location: Index 08h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME	MNTPECI	_LSB[1:0]			R	sv		
FUNC.	MNTPECI_	NTPECI_LSB[1:0] : Readout of PECI Low Byte						

## 7.2.10 VCC Readout Register (MSB)

Location: Index 09h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	19	0			
NAME	NAME MNTVCC[9:2]										
FUNC.	UNC. MNTVCC[9:2]: Readout of VCC High Byte										

# 7.2.11 VCore Readout Register (MSB)

Location: Index 0Ah Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		MNTVCore[9:2]									
FUNC.	MNTVCore[9:2]: Readout of VCore High Byte										

## 7.2.12 VSEN1 Readout Register (MSB)

Location: Index 0Ch Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	3	MNTVSEN1[9:2]									
FUNC.	INC. MNTVSEN1[9:2] : Readout of VSEN1 High Byte										

- 24 -



# 7.2.13 VSEN2 Readout Register (MSB)

Location: Index 0Dh Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	NAME MNTVSEN2[9:2]										
FUNC.	FUNC. MNTVSEN2[9:2]: Readout of VSEN2 High Byte										

## 7.2.14 VSEN3 Readout Register (MSB)

Location: Index 0Eh Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1 %	0		
NAME MNTVSEN3[9:2]										
FUNC.	FUNC. MNTVSEN3[9:2]: Readout of VSEN3 High Byte									

# 7.2.15 Voltage Readout Register (LSB)

Location: Index 0Fh Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0	
NAME	MNTV_L	LSB[1:0]	RSV						
FUNC.	MNTV_LS	MNTV_LSB[1:0] : Readout of Voltage Low Byte							

## 7.2.16 Fan Count 1 Readout Register (MSB)

Location: Index 10h Type: Read Only

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0			
NAME	3	MNTFAN1[12:5]									
FUNC.	UNC. MNTFAN1[12:5]: Readout of Fan Count 1 High Byte										

- 25 -

Feb. 2012



# 7.2.17 Fan Count 2 Readout Register (MSB)

Location: Index 11h Type: Read Only

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0			
NAME MNTFAN2[12:5]											
FUNC.	FUNC. MNTFAN2[12:5]: Readout of Fan Count 2 High Byte										

## 7.2.18 Fan Count 3 Readout Register (MSB)

Location: Index 12h Type: Read Only

Power on default value: FFh

BIT	7	6	5	4	3	2	19	0			
NAME	MNTFAN3[12:5]										
FUNC.	FUNC. MNTFAN3[12:5]: Readout of Fan Count 3 High Byte										

# 7.2.19 Fan Count Readout Register (LSB)

Location: Index 13h Type: Read Only

Power on default value: F8h

BIT	7	6	5	4	3	2	1	0
NAME		MN	TFAN_LSB[		RSV			
FUNC.	MNTFAN_	_LSB[4:0] :						

## 7.2.20 MNTIMON Percent Register

Location: Index 15h Type: Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	30	MNTIMON_Percent									
FUNC.	FUNC. MNTIMON_Percent : IMON Percent, the voltage input is VCore (0.9V=100%)										

- 26 -

Feb. 2012



# 7.2.21 Diode Fault Alert Status Register

Location : Index 17h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME			RSV	STS_DF3	STS_DF2	STS_DF1				
	STS_DF3	: 1 indicate	s the TD3 f	ault	1	17 4 M				
FUNC.	STS_DF2: 1 indicates the TD2 fault									
	STS_DF1	: 1 indicate	s the TD1 f	ault		(1)	$\sim$			

## 7.2.22 Temperature Low Alert Status Register

Location : Index 18h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	R	sv	STS_PECI1	STS_PECI0	STS_AL4	STS_AL3	STS_AL2	STS_AL1				
	STS_P	STS_PECI1 : 1 indicates the PECI1 over low limit										
	STS_PECI0: 1 indicates the PECI0 over low limit											
FUNC.	STS_AL4: 1 indicates the LTD over low limit											
FUNC.	STS_AL3: 1 indicates the RTD3 over low limit											
	STS_AL2: 1 indicates the RTD2 over low limit											
	STS_AL1: 1 indicates the RTD1 over low limit											

## 7.2.23 Temperature High Alert Status Register

Location : Index 19h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	RS	SV	STS_PE Cl1	STS_PE CI0	STS_AH 4	STS_AH 3	STS_AH 2	STS_AH 1			
000	STS_PECI1 : 1 indicates the PECI1 over high limit										
	STS_PECI0: 1 indicates the PECI0 over high limit										
FUNC	STS_AH4: 1 indicates the LTD over high limit										
FUNC.	STS_AH3: 1 indicates the RTD3 over high limit										
	STS_AH2: 1 indicates the RTD2 over high limit										
	STS_AH1: 1 indicates the RTD1 over high limit										



# 7.2.24 Fan Alert Status Register

Location : Index 1Ah Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME	RSV	FAN_TAR 3	FAN_TAR 2	FAN_TAR 1	RSV	FAN_FC3	FAN_FC2	FAN_FC1
FUNC.	FAN_TAN_FAN_F	AR3: 1 indicated and a representation of the control of the contro	ates the FAN ates the FAN es the FAN3 es the FAN2	2 is drived to 1 is drived to over limit. over limit	fully sp	eed over 3 r	minutes	

## 7.2.25 T\_CRIT# Alert Status Register

Location : Index 1Bh Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	RSV		STS_PE Cl1	STS_PE CI0	STS_TC4	STS_TC3	STS_TC2	STS_TC1		
	STS_PECI1: 1 indicates the PECI1 T_CRIT# asserts									
	STS_PECI0: 1 indicates the PECI0 T_CRIT# asserts STS_TC4: 1 indicates the LTD T_CRIT# asserts STS_TC3: 1 indicates the RTD3 T_CRIT# asserts STS_TC2: 1 indicates the RTD2 T_CRIT# asserts									
FUNC.										
FUNC.										
	STS_TC1: 1 indicates the RTD1 T_CRIT# asserts									

# 7.2.26 GPIO Alert Status Register

Location : Index 1Ch Type : Read Only

Power on default value: 00h

BIT	7 6	5 5	4	3	2	1	0
NAME	RSV	STS_GPIO 6	STS_GPIO 5	STS_GPIO 4	STS_GPIO	STS_GPIO 2	STS_GPIO 1
FUNC.	STS_GPIO STS_GPIO STS_GPIO STS_GPIO	O6: 1 indicates O5: 1 indicates O4: 1 indicates O3: 1 indicates O2: 1 indicates O1: 1 indicates	the GPIO5 e the GPIO4 e the GPIO3 e the GPIO2 e	vent asserts vent asserts vent asserts vent asserts			



# 7.2.27 Temperature SMI Status Register

Location : Index 1Dh Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0					
NAME	RSV		STS_PE Cl1	STS_PE CI0	STS_LT D4	STS_RT D3	STS_RT D2	STS_RT D1					
	STS_PEC	STS_PECI1 : 1 indicates the PECI1 SMI event asserts											
	STS_PECI0 : 1 indicates the PECI0 SMI event asserts												
FUNC.	STS_LTD	: 1 indicate	s the LTD S	SMI event a	sserts			5					
FUNC.	STS_RTD3: 1 indicates the RTD3 SMI event asserts												
	STS_RTD	<b>2</b> :1 indica	tes the RTD	2 SMI ever	nt asserts			(0)					
	STS_RTD	<b>1</b> : 1 indica	tes the RTD	01 SMI ever	nt asserts		40	1					

# 7.2.28 Voltage SMI Status Register

Location : Index 1Eh
Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME		R	SV		STS_VCC	STS_VSEN3	STS_VSEN2	STS_VSEN1				
	STS_V	TS_VCC : 1 indicates the VCC over limit										
FUNC	STS_V	STS_VSEN3: 1 indicates the VSEN3 over limit										
FUNC.	STS_V	STS_VSEN2: 1 indicates the VSEN2 over limit										
	STS_V	STS_VSEN1 : 1 indicates the VSEN1 over limit										

# 7.2.29 Fan SMI Status Register

Location : Index 1Fh Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	R3 R2 R1 3 2									
FUNC.	FAN_TAR3: 1 indicates the FAN3 is drived to fully speed over 3 minutes FAN_TAR3: 1 indicates the FAN2 is drived to fully speed over 3 minutes FAN_TAR3: 1 indicates the FAN1 is drived to fully speed over 3 minutes FAN_FC3: 1 indicates the FAN3 over limit FAN_FC2: 1 indicates the FAN2 over limit									



# 7.2.30 T\_CRIT# Real Time Status Register

Location : Index 20h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	RSV				LTD_Texc	RTD3_Texc	RTD2_Texc	RTD1_Texc		
	LTD_Texc: 1 indicates the LTD over the shutdown threshold									
FUNC.	RTD3_Texc: 1 indicates the RTD3 over the shutdown threshold									
FUNC.	RTD2_Texc: 1 indicates the RTD2 over the shutdown threshold									
	RTD1_Texc: 1 indicates the RTD1 over the shutdown threshold									

## 7.2.31 Start Register

Location : Index 21h

Type : Read/Write

Power on default value: 01h

BIT	7	6	5	4	3	2	1	0		
NAME	MSK_ALERT		START							
FUNC.	MSK_ALERT : 1 indicates the ALERT# output is masked									
FUNC.	START: 1 indicates the ADC is operating									

# 7.2.32 Mode Selection Register

Location : Index 22h
Type : Read/Write

Power on default value: 7Fh

BIT	7	6	5	4	3	2	1	0		
NAME	RSV	EnLTD	RTD3_MD		RTD2_MD		RTD1_MD			
	EnLTD: 1 indicates the LTD function enabled									
FUNC.	RTD3_MD: 00=Closed, 01=Reserved, 10=Thermistor mode, 11=Voltage sense									
	RTD2_MD: 00=Closed, 01=Current mode, 10=Thermistor mode, 11=Voltage sense									
	RTD1_MD: 00=Closed, 01=Current mode, 10=Thermistor mode, 11=Voltage sense									

## 7.2.33 PECI Enable Register

Location : Index 23h Type : Read/Write

Power on default value : 00h

BIT	7 (	6	5	4	3	2	1	0		
NAME	90	EnPECI1	EnPECI0							
FUNC.	EnPECI1: 1 indicates the PECI1 enabled									
	EnPECI0: 1 indicates the PECI0 enabled									



#### 7.2.34 Fan Enable Register

Location : Index 24h Type : Read/Write

Power on default value: 07h

BIT	7	6	5	4	3	2	1	0			
NAME			RSV	EnFan3	EnFan2	EnFan1					
	EnFan3: 1 indicates the FANIN3 enabled										
FUNC.	EnFan2 :	1 indicates	the FANIN2								
	EnFan1: 1 indicates the FANIN1 enabled										

#### 7.2.35 Voltage Monitor Enable Register

Location : Index 25h
Type : Read/Write

Power on default value: 03h

BIT	7	6	5	4	3	2	1	0		
NAME	RSV EnVCore EnVC									
FUNC.			s the VCore					1		

#### 7.2.36 Conversion Rate Register

Location : Index 26h Type : Read/Write

Power on default value: 03h

BIT	7	6	5	4	3	2	1	0	
NAME	RSV ConvRate[1:0								
FUNC.	ConvRate	<b>[1:0] :</b> 00=	1Hz , 01=2ŀ	Hz , 10= 4H	z , 11=Free	Run			

#### 7.2.37 Fault Queue Register

Location : Index 27h
Type : Read/Write

Power on default value: 03h

BIT	7/7	6	5	4	3	2	1	0
NAME	12/21	FaultQueue[1:0]						
FUNC.	FaultQue	e <b>ue[1:0] :</b> Fa	ult Queue	of Thermal S	Shutdown,	00=1 , 01=2	2 , 10=3 , 11	I=4



#### 7.2.38 Alert# High Limit Link to T\_CRIT# Register

Location : Index 28h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME			RSV	SYS3	SYS2	SYS1					
	SYS3: 1 indicates the External Diode3 channel high limit will be linked to T_CRIT#										
FUNC.	<b>SYS2</b> : 1 i	ndicates the	e External D	Diode2 char	nnel high lir	nit will be lin	ked to T_CI	RIT#			
	<b>SYS1</b> :1i	ndicates th	e External D	Diode1 char	nnel high lir	nit will be lin	ked to T_CI	RIT#			

#### 7.2.39 Reset Time Setting Register

Location : Index 29h Type : Read/Write

Power on default value: 04h

BIT	7	6	5	4	3	2	1	0		
NAME	RSV SetResetTime									
FUNC.	SetReset	<b>Γime</b> : 000=	=1ms , 001=	=12.5ms , 0	10=50ms , (	011=100ms	3	9		
FUNC.	100=200ms , 101=400ms , 110=800ms , 111=1600ms									

## 7.2.40 Reset Limit Low Byte Register

Location : Index 2Ah
Type : Read/Write

Power on default value : EEh

BIT	7	7 6 5 4 3 2 1 0									
NAME		ResetLimit[7:0]									
FUNC.	ResetLim	ResetLimit[7:0]: Reset Limit Low Byte									

## 7.2.41 Reset Limit High Byte Register

Location : Index 2Bh Type : Read/Write

Power on default value: 80h

BIT	2740	6	5	5 4 3 2 1 0							
NAME	ResetLir	nit[9:8]		RSV							
FUNC.	ResetLimi	t[ <b>9:8]</b> : Re:	set Limit Hi	gh Byte							

The Reset voltage threshold formula = Vreset-thd / 0.004

For example, the Reset voltage shreshold is 3.0V, the registers setting will be:

3.0 / 0.004 = 750, the Index[2Bh]=80h, Index[2Ah]=EEh.



# 7.2.42 SMI# Control Register

Location : Index 2Fh
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0					
NAME	ALERT_ SMI_Sel	TCRIT_B EEP_Sel	SMI_MO D	SMI_POL	TCRIT_M OD	En_SMI	TempSmiMode						
	ALERT_S	ALERT_SMI_Sel: 0= ALERT , 1= SMI											
	TCRIT_B	TCRIT_BEEP_Sel: 0= TCRIT, 1= BEEP											
	SMI_MOD	SMI_MOD: 1= Level mode, 0= Pulse mode (Pulse width is 200uS)											
FUNC	SMI_POL	: Refer to b	elow table.										
FUNC.	TCRIT_M	<b>OD</b> : 0= Act	ive low , 1=	Active high	1			(0)					
	En_SMI:	0= Disable	, 1= Enable	SMI				7					
	TempSmiMode: 00= Comparator mode, 01= One time mode												
	10= Two times mode , 11= Two times mode												

SMI_MD	SMI_POL	SMI#
0	0	Low pulse
0	1	High pulse
1	0	High level
1	1	Low level

## 7.2.43 RTD1 Temperature High Limit Register

Location : Index 30h Type : Read/Write

Power on default value: 55h

BIT	7	6	5	4	3	2	1	0			
NAME		RTD1_HL									
FUNC.	RTD1_HL	RTD1_HL: RTD1 Temperature High Limit setting for ALERT# and SMI#									

# 7.2.44 RTD1 Temperature Low Limit Register

Location : Index 31h

Type : Read/Write

Power on default value: 00h

BIT	7 %	7 6 5 4 3 2 1 0									
NAME		RTD1_LL									
FUNC.	RTD1_LL	: RTD1 Te	mperature L	ow Limit se	tting for AL	ERT# and S	SMI#				



## 7.2.45 RTD2 Temperature High Limit Register

Location : Index 32h Type : Read/Write

Power on default value: 55h

BIT	7	6	5	4	3	2	1	0		
NAME		RTD2_HL								
FUNC.	RTD2_HL	: RTD2 Te	mperature l	High Limit se	etting for Al	_ERT# and	SMI#			

#### 7.2.46 RTD2 Temperature Low Limit Register

Location : Index 33h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	25.17	0		
NAME	RTD2_LL									
FUNC.	RTD2_LL	RTD2_LL: RTD2 Temperature Low Limit setting for ALERT# and SMI#								

#### 7.2.47 RTD3 Temperature High Limit Register

Location : Index 34h
Type : Read/Write

Power on default value: 55h

BIT	7	6	5	4	3	2	1	0		
NAME		RTD3_HL								
FUNC.	RTD3_HL	RTD3_HL: RTD3 Temperature High Limit setting for ALERT# and SMI#								

#### 7.2.48 RTD3 Temperature Low Limit Register

Location : Index 35h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		RTD3_LL								
FUNC.	RTD3_LL	RTD3_LL: RTD3 Temperature Low Limit setting for ALERT# and SMI#								

#### 7.2.49 LTD Temperature High Limit Register

Location : Index 36h Type : Read/Write

Power on default value: 55h

BIT	7	6	5	4	3	2	1	0	
NAME		LTD_HL							
FUNC.	LTD_HL:	LTD Temp	erature Higl	h Limit settii	ng for ALER	RT# and SM	II#		



#### 7.2.50 LTD Temperature Low Limit Register

Location : Index 37h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0	
NAME		LTD_LL							
FUNC.	LTD_LL:	LTD Temp	erature Low	Limit settir	ng for ALER	T# and SMI	#		

## 7.2.51 DTS Temperature High Limit Register

Location : Index 38h
Type : Read/Write

Power on default value: 55h

BIT	7	6	5	4	3	2	00 10 C	0			
NAME	DTS_HL										
FUNC.	DTS_HL:	DTS_HL: DTS Temperature High Limit setting for ALERT# and SMI#									

#### 7.2.52 DTS Temperature Low Limit Register

Location : Index 39h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0	
NAME		DTS_LL							
FUNC.	DTS_LL:	DTS1 Tem	perature Lo	w Limit sett	ing for ALE	RT# and SN	/II#		

#### 7.2.53 RTD1 TCRIT Threshold Register

Location : Index 3Ah
Type : Read/Write

Power on default value: 64h

BIT	7	6	5	4	3	2	1	0		
NAME		TCRIT_RTD1								
FUNC.	TCRIT_R	CCRIT_RTD1: RTD1 Temperature Threshold of T_CRIT#								

#### 7.2.54 RTD2 TCRIT Threshold Register

Location : Index 3Bh Type : Read/Write

Power on default value: 64h

BIT	7	6	5	4	3	2	1	0			
NAME		TCRIT_RTD2									
FUNC.	C. TCRIT_RTD2: RTD2 Temperature Threshold of T_CRIT#										



#### 7.2.55 RTD3 TCRIT Threshold Register

Location : Index 3Ch Type : Read/Write

Power on default value: 64h

BIT	7	6	5	4	3	2	1	0	
NAME		TCRIT_RTD3							
FUNC.	TCRIT_R	<b>FD3</b> : RTD3	3 Temperatu	ire Thresho	ld of T_CR	IT#			

## 7.2.56 LTD TCRIT Threshold Register

Location : Index 3Dh Type : Read/Write

Power on default value: 64h

BIT	7	6	5	4	3	2	91	0			
NAME		TCRIT_LTD									
FUNC.	TCRIT_LT	<b>「D</b> : LTD Te	emperature	Threshold o	of T_CRIT#		9				

#### 7.2.57 DTS TCRIT Threshold Register

Location : Index 3Eh
Type : Read/Write

Power on default value: 64h

BIT	7	6	5	4	3	2	1	0		
NAME		TCRIT_DTS								
FUNC.	TCRIT_D	TS: DTS T	emperature	Threshold of	of T_CRIT#					

#### 7.2.58 VSEN1 High Limit Low Byte Register

Location : Index 3Fh
Type : Read/Write

Power on default value : FFh

BIT	7	6	5	4	3	2	1	0		
NAME		VSEN1_HL[7:0]								
FUNC.	VSEN1_H	VSEN1_HL: VSEN1 High Limit Low Byte								

#### 7.2.59 VSEN1 Low Limit Low Byte Register

Location : Index 40h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		VSEN1_LL[7:0]								
FUNC.	VSEN1_LI	VSEN1_LL: VSEN1 Low Limit Low Byte								



#### 7.2.60 VSEN2 High Limit Low Byte Register

Location : Index 41h Type : Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0		
NAME		VSEN2_HL[7:0]								
FUNC.	C. VSEN2_HL: VSEN2 High Limit Low Byte									

#### 7.2.61 VSEN2 Low Limit Low Byte Register

Location : Index 42h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	25.P.	0			
NAME		VSEN2_LL[7:0]									
FUNC.	VSEN2_LL: VSEN2 Low Limit Low Byte										

#### 7.2.62 VSEN3 High Limit Low Byte Register

Location : Index 43h

Type : Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0		
NAME		VSEN3_HL[7:0]								
FUNC.	VSEN3_H	VSEN3_HL: VSEN3 High Limit Low Byte								

#### 7.2.63 VSEN3 Low Limit Low Byte Register

Location : Index 44h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		VSEN3_LL[7:0]								
FUNC.	VSEN3_L	VSEN3_LL: VSEN3 Low Limit Low Byte								

#### 7.2.64 VCC High Limit Low Byte Register

Location : Index 45h Type : Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0	
NAME	,	VCC_HL[7:0]							
FUNC.	VCC_HL:	VCC_HL: VCC High Limit Low Byte							



#### 7.2.65 VCC Low Limit Low Byte Register

Location : Index 46h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		VCC_LL[7:0]									
FUNC.	VCC_LL:	VCC_LL: VCC Low Limit Low Byte									

#### 7.2.66 VSEN Limit High Byte 1 Register

Location : Index 47h
Type : Read/Write

Power on default value: CCh

BIT	7	6	5	4	3	2	1	00			
NAME	VSEN1_	HL[9:8]	VSEN1	_LL[9:8]	[9:8] VSEN2_HL[9:8] VSEN		VSEN2	_LL[9:8]			
	VSEN1_HL[9:8]: VSEN1 High Limit High Byte										
FUNC.	VSEN1_LL[9:8]: VSEN1 Low Limit High Byte										
FUNC.	VSEN2_HL[9:8] : VSEN2 High Limit High Byte										
	VSEN2_L	<b>L[9:8] :</b> VS	EN2 Low Li	mit High By	te			0			

#### 7.2.67 VSEN Limit High Byte 2 Register

Location : Index 48h

Type : Read/Write

Power on default value: CCh

BIT	7	6	5	4	3	2	1	0				
NAME	VSEN3_HL[9:8]		VSEN3_	_LL[9:8]	ACC <sup>-</sup> F	HL[9:8]	VCC_LL[9:8]					
63.00	VSEN3_H	VSEN3_HL[9:8]: VSEN3 High Limit High Byte										
FUNC	VSEN3_L	VSEN3_LL[9:8]: VSEN3 Low Limit High Byte										
FUNC.	VCC_HL[9	VCC_HL[9:8] : VCC High Limit High Byte										
200	VCC_LL[9:8]: VCC Low Limit High Byte											

#### 7.2.68 FANIN1 Limit Low Byte Register

Location : Index 49h Type : Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0			
NAME	Ti	FANIN1_HL[7:0]									
FUNC.	. FANIN1_HL[7:0] : FANIN1 Limit Low Byte										



# 7.2.69 FANIN2 Limit Low Byte Register

Location: Index 4Ah Type: Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	1	0			
NAME		FANIN2_HL[7:0]									
FUNC.	FANIN2_HL[7:0] : FANIN2 Limit Low Byte										

#### 7.2.70 FANIN3 Limit Low Byte Register

Location: Index 4Bh Type: Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	1%	0			
NAME		FANIN3_HL[7:0]									
FUNC.	FANIN3_HL[7:0]: FANIN3 Limit Low Byte										

## 7.2.71 FANIN1 Limit High Byte Register

Location: Index 4Ch Type: Read/Write

Power on default value: F8h

BIT	7	6	5	4	3	2	1	0
NAME		FA	NIN1_HL[1		RSV			
FUNC.	FANIN1_H	<b>HL[12:8]</b> : F	ANIN1 Lim	it High Byte				

#### 7.2.72 FANIN2 Limit High Byte Register

Location: Index 4Dh Type: Read/Write

Power on default value: F8h

BIT	7	6	5	4	3	2	1	0
NAME	30	FA	NIN2_HL[1		RSV			
FUNC.	FANIN2_H	HL[12:8] : F	ANIN2 Lim	it High Byte				

- 39 -

Feb. 2012



# 7.2.73 FANIN3 Limit High Byte Register

Location : Index 4Eh
Type : Read/Write

Power on default value: F8h

BIT	7	6	5	3	2	1	0
NAME		FAI	NIN3_HL[1	187	. XX	RSV	
FUNC.	FANIN3_H	<b>HL[12:8]</b> : F	ANIN3 Lim	1/1	175		

# 7.2.74 ALERT Mask Register Register

Location : Index 4Fh
Type : Read/Write

Power on default value: 7Fh

BIT	7	6	5	4	3	2	19	0 0			
NAME	RSV	MSK_TC	MSK_GP IO	MSK_TA RT	MSK_FC	MSK_AH	MSK_AL	MSK_DF			
	MSK_TC	MSK_TC: 1 indicates the ALERT# from T_CRIT event will be masked									
	MSK_GPIO: 1 indicates the ALERT# from GPIO event will be masked										
	MSK_TAF	RT:1 indica	ates the ALI	ERT# from	TART event	t will be mas	sked				
FUNC.	MSK_FC	: 1 indicates	s the ALER	T# from FAI	N event will	be masked					
	MSK_AH	: 1 indicate	s the ALER	T# from Hig	jh ALERT e	vent will be	masked				
	MSK_AL: 1 indicates the ALERT# from Low ALERT event will be masked										
	MSK_DF: 1 indicates the ALERT# from Diode Fault event will be masked										

#### 7.2.75 ALERT/SMI Mask Temperature Channel Register

Location : Index 50h Type : Read/Write

Power on default value: 3Fh

BIT	7	6	5	4	3	2	1	0		
NAME	RSV		MSK_PE CI1	MSK_PE CI0						
FUNC.	MSK_PEO MSK_LTD MSK_RTD	MSK_PECI1: 1 indicates the ALERT#/SMI from PECI1 event will be masked  MSK_PECI0: 1 indicates the ALERT#/SMI from PECI0 event will be masked  MSK_LTD: 1 indicates the ALERT#/SMI from LTD event will be masked  MSK_RTD3: 1 indicates the ALERT#/SMI from RTD3 event will be masked  MSK_RTD2: 1 indicates the ALERT#/SMI from RTD2 event will be masked								
	MSK_RTD1: 1 indicates the ALERT#/SMI from RTD1 event will be masked									



# 7.2.76 ALERT/SMI Mask Fan Channel Register

Location : Index 51h
Type : Read/Write

Power on default value: 07h

BIT	7	6	5	4	3	2	1	0			
NAME			RSV			MSK_FA N3	MSK_FA N2	MSK_FA N1			
	MSK_FAN3: 1 indicates the ALERT#/SMI from FAN3/TART3 event will be masked										
FUNC.	MSK_FAN	<b>12:</b> 1 indica	ates the ALE	RT#/SMI fi	om FAN2	/TART2 ever	nt will be ma	sked			
	MSK_FAN	<b>11:</b> 1 indica	ates the ALE	RT#/SMI fi	om FAN1	/TART1 ever	nt will be ma	sked			

## 7.2.77 SMI Mask Voltage Channel Register

Location : Index 52h
Type : Read/Write

Power on default value: 8Fh

BIT	7	6	5	4	3	2	1	0		
NAME	MSK_RE SET		RSV			MSK_VS EN3	MSK_VS EN2	MSK_VS EN1		
	MSK_RES	#SK_RESET : 1 indicates the RESET# (Pin 6)output will be masked								
	MSK_VCC: 1 indicates the SMI from VCC event will be masked									
FUNC.	MSK_VSE	<b>EN3</b> : 1 indi	cates the S	MI from VSI	EN3 event v	vill be mask	ed			
	MSK_VSE	MSK_VSEN2: 1 indicates the SMI from VSEN2 event will be masked								
	MSK_VSEN1: 1 indicates the SMI from VSEN1 event will be masked									

#### 7.2.78 T\_CRIT# Mask Register

Location : Index 53h Type : Read/Write

Power on default value: BFh

BIT	7	6	5	4	3	2	1	0			
NAME	MSK_AL L	RSV	MSK_PE CI1	MSK_PE CI0	MSK_LT D4	MSK_RT D3	MSK_RT D2	MSK_RT D1			
MO.	MSK_ALL	ISK_ALL: 1 indicates the T_CRIT# from ALL event will be masked									
200	MSK_PEC	MSK_PECI1: 1 indicates the T_CRIT# from PECI1 event will be masked									
3.5	MSK_PEC	<b>CI0</b> : 1 indic	ates the T_	CRIT# from	PECI0 eve	nt will be m	asked				
FUNC.	MSK_LTD	: 1 indicate	es the T_CF	RIT# from L	TD event w	ill be maske	ed				
	MSK_RTE	<b>03 :</b> 1 indica	ates the T_0	CRIT# from	RTD3 even	t will be ma	sked				
	MSK_RTD2: 1 indicates the T_CRIT# from RTD2 event will be masked  MSK_RTD1: 1 indicates the T_CRIT# from RTD1 event will be masked										



## 7.2.79 GPIO Alert Mask Register

Location : Index 54h
Type : Read/Write

Power on default value: 3Fh

BIT	7	6	5	4	3	2	1	0				
NAME	RSV		MSK_GP IO6	MSK_GP IO5	MSK_GP IO4	MSK_GP IO3	MSK_GP IO2	MSK_GP IO1				
	MSK_GPI	SK_GPIO6 : 1 indicates the ALERT# from GPIO6 event will be masked										
	MSK_GPI	MSK_GPIO5: 1 indicates the ALERT# from GPIO5 event will be masked										
FUNC.	MSK_GPI	MSK_GPIO4: 1 indicates the ALERT# from GPIO4 event will be masked										
FUNC.	MSK_GPI	<b>O3</b> : 1 indic	cates the AL	ERT# from	GPIO3 eve	ent will be m	asked					
	MSK_GPIO2: 1 indicates the ALERT# from GPIO2 event will be masked											
	MSK_GPIO1: 1 indicates the ALERT# from GPIO1 event will be masked											

# 7.2.80 GPIO Enable Register

Location : Index 55h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	RS	RSV		EnGPIO5	EnGPIO4	EnGPIO3	EnGPIO2	EnGPIO1		
	EnGPIO6	inGPIO6 : 1 indicates the GPIO6 enabled								
	EnGPIO5	nGPIO5 : 1 indicates the GPIO5 enabled								
FUNC.	EnGPIO4	EnGPIO4: 1 indicates the GPIO4 enabled								
FUNC.	EnGPIO3	EnGPIO3: 1 indicates the GPIO3 enabled								
	EnGPIO2	EnGPIO2: 1 indicates the GPIO2 enabled								
	EnGPIO1	: 1 indicate	s the GPIO	1 enabled						

# 7.2.81 GPIO Mode Register

Location : Index 56h Type : Read/Write

Power on default value: 3Fh

BIT	7	6	5	4	3	2	1	0			
NAME	RSV		GPIO6 Mode	GPIO5 Mode	GPIO4 Mode	GPIO3 Mode	GPIO2 Mode	GPIO1 Mode			
FUNC.	GPIO6 Mode: 0= Input, 1= Output GPIO5 Mode: 0= Input, 1= Output GPIO4 Mode: 0= Input, 1= Output										
	GPIO3 Mode: 0= Input, 1= Output GPIO2 Mode: 0= Input, 1= Output GPIO1 Mode: 0= Input, 1= Output										



# 7.2.82 GPIO Output Type Register

Location : Index 57h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	R	RSV		GPIO5 OB	GPIO4 OB	GPIO3 OB	GPIO2 OB	GPIO1 OB				
	GPIO6 Ou	GPIO6 Output Type: 0= Push Pull, 1= Open Drain										
	GPIO5 Output Type: 0= Push Pull, 1= Open Drain											
FUNC	GPIO4 Ou	ıtput Type	: 0= Push F	Pull , 1= Ope	en Drain							
FUNC.	GPIO3 Ou	ıtput Type	: 0= Push F	Pull , 1= Ope	en Drain							
	GPIO2 Output Type: 0= Push Pull, 1= Open Drain											
	GPIO1 Output Type : 0= Push Pull , 1= Open Drain											

#### 7.2.83 GPIO Input Data Register

Location : Index 58h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	RSV		GPIO6 IN	GPIO5 IN	GPIO4 IN	GPIO3 IN	GPIO2 IN	GPIO1 IN		
	GPIO6 IN	GPIO6 IN: Input data register of GPIO6								
	GPIO5 IN	GPIO5 IN: Input data register of GPIO5								
FUNC	GPIO4 IN	: Input data	a register of	GPIO4						
FUNC.	GPIO3 IN	GPIO3 IN: Input data register of GPIO3								
	GPIO2 IN: Input data register of GPIO2									
	GPIO1 IN	: Input data	a register of	GPIO1						

## 7.2.84 GPIO Output Data Register

Location : Index 59h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME	RSV		RSV GPIO6 GPIO5 GPIO4 OUT OUT			GPIO3 OUT	GPIO2 OUT	GPIO1 OUT			
	46	GPIO6 OUT : Output data register of GPIO6									
	GPIO5 OUT : Output data register of GPIO5										
FUNC.	17		data registe								
		7.01	data registe								
	GPIO2 OUT : Output data register of GPIO2										
	GPIO1 OUT : Output data register of GPIO1										



## 7.2.85 BEEP Voltage Channel Enable Register

Location : Index 5Ah
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		RSV		EnBP_R ESET	EnBP_V CC	EnBP_V SEN3	EnBP_V SEN2	EnBP_V SEN1			
	EnBP_RE	SET: 1 inc	licates the BE	EP is enab	led for RES	SET event	\				
	EnBP_VC	nBP_VCC: 1 indicates the BEEP is enabled for VCC event									
FUNC.	EnBP_VS	<b>EN3</b> :1 ind	licates the BE	EP is enab	led for VSE	N3 event					
	EnBP_VS	<b>EN2</b> : 1 ind	licates the BE	EP is enab	led for VSE	N2 event					
	EnBP_VS	<b>EN1</b> : 1 ind	licates the BE	EP is enab	led for VSE	N1 event					

#### 7.2.86 BEEP Fan Channel Enable Register

Location : Index 5Bh
Type : Read/Write

Power on default value: 00h

BIT	7 6		5	4	3	2	1	0					
NAME	RSV EnBP_FAN3 EnBP_FAN2 EnBP_FA												
	EnBP_FAN3: 1 indicates the BEEP is enabled for FAN3 event												
FUNC.	EnBP_F	EnBP_FAN2: 1 indicates the BEEP is enabled for FAN2 event											
	EnBP_F	EnBP_FAN1: 1 indicates the BEEP is enabled for FAN1 event											

#### 7.2.87 BEEP Temperature Channel Enable Register

Location : Index 5Ch Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	RSV		EnBP_P ECI1	EnBP_P ECI0	EnBP_L TD	ENBP_R TD3	EnBP_R TD2	EnBP_R TD1				
107	EnBP_PE	BP_PECI1 : 1 indicates the BEEP is enabled for PECI1 event										
~(G)\	EnBP_PECI0: 1 indicates the BEEP is enabled for PECI0 event											
FUNC.	EnBP_LT	D:1 indica	tes the BEE	EP is enable	ed for LTD e	event						
FUNC.	EnBP_RT	<b>D3</b> : 1 indic	cates the BE	EP is enab	led for RTD	3 event						
	EnBP_RTD2: 1 indicates the BEEP is enabled for RTD2 event											
	EnBP_RTD1: 1 indicates the BEEP is enabled for RTD1 event											



# 7.2.88 BEEP Enable Register

Location : Index 5Dh Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME	R	sv	EnBP_SMI	EnBP_DF	EnBP_AL	ENBP_AH	EnBP_TC	EnBP_En
FUNC.	EnBP_ EnBP_ EnBP_ EnBP_	DF: 1 in AL: 1 in AH: 1 in TC: 1 in	ndicates the Badicates the Bad	EEP is enab EEP is enab EEP is enab EEP is enab	oled for Diodoled for Low bled for High bled for T_Cl	e Fault even Alert event Alert event	R PC	2

## 7.2.89 Fan Control Output Type

Location : Index 5Eh
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	RSV EnDCFAN2 EnDCFAN											
	EnDCFA	nDCFAN2: 0 indicates the FANCTL2 output is PWM type										
FUNC.		1 indicates the FANCTL2 output is DC type										
FONC.	EnDCFA	EnDCFAN1: 0 indicates the FANCTL1 output is PWM type										
	1 indicates the FANCTL1 output is DC type											

# 7.2.90 Fan Control Output Mode

Location : Index 5Fh Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME	RSV	PWM3_P OL	PWM2_P OL	PWM1_P OL	RSV	PWM3_O D	PWM2_O D	PWM1_O D
FUNC.	PWM2_PC PWM1_PC PWM3_O	DL: 1 indicate D: 0 indicate 1 indicate D: 0 indicate D: 0 indicate 1 indicate 1 indicate 1 indicate D: 0 indicate	ates the FA ates the FAN tes the FAN	NCTL3 PW NCTL2 PW NCTL1 PW ICTL3 PWM ICTL3 PWM ICTL2 PWM ICTL2 PWM	M output is M output is I output is possible output in the outp	inverted inverted ush pull pen drain ush pull pen drain ush pull		
		1 indica	tes the FAN	ICTL1 PWN	1 output is o	pen drain		



#### 7.2.91 Fan Control 1 Output Value

Location: Index 60h

Type: Read/Write for Manual mode, Read only for SMART FAN<sup>TM</sup> IV control

Power on default value: 7F<sub>HEX</sub>.

BIT	7	6	5	4	3	2	1	0			
NAME		FANDuty1									
FUNC.	FANDuty1	ANDuty1 : FANCTL1 output value									

## 7.2.92 Fan Control 2 Output Value

Location: Index 61h

Type: Read/Write for Manual mode, Read only for SMART FAN<sup>TM</sup> IV control

Power on default value: 7F<sub>HEX</sub>.

BIT	7	6	5	4	3	2	210	0				
NAME		FANDuty2										
FUNC.	FANDuty2	FANDuty2: FANCTL2 output value										

#### 7.2.93 Fan Control 3 Output Value

Location: Index 62h

Type: Read/Write for Manual mode, Read only for SMART FAN<sup>TM</sup> IV control

Power on default value: 7F<sub>HEX.</sub>

BIT	7	6	5	4	3	2	1	0			
NAME		FANDuty3									
FUNC.	FANDuty:	3: FANCTL	.3 output va	lue							

# 7.2.94 Close-Loop Fan Control RPM mode Register and Configure Register of PECI Error (CRPE)

Location : Index 63h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0	
NAME	TwoDimension			R	RPM_HIGH_EN			PECIERR	
FUNC.	Bit7: 1 ind Bit6: 1 ind Bit5: 1 ind RPM_HIG It benefits: Bit4: 1 ind Bit3: 1 ind Bit2: 1 ind	icated the icated the icated the H_EN: Character the icated the icated the	FAN3 group FAN2 group FAN1 group FAN1 group nanging defaultra high RF FAN3 group FAN2 group FAN1 group	enables Control enables Contro	ose-Loop F lose-Loop F lose-Loop F III RPM sett ra high RPI ra high RPI ra high RPI	Fan Control Fan Control ting from 50 M fan M fan M fan	RPM mode RPM mode RPMs to 1		



#### **Table 7-1 PECI Error Condition Table**

BIT [1-0]	PECI ERROR CONDITION
00 <sub>BIN</sub>	Fan output value keeps at its current value
01 <sub>BIN</sub>	Fan output value will be set to <b>FOMV</b> (Fan Output Min Value when PECI Error)
1x <sub>BIN</sub>	Fan output value will be set to the full speed value (FFh)

## 7.2.95 Temperature to Fan mapping Relationships Register

Location: Index 64h Type: Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	210	0
NAME	RSV	Te	Temp2FanSelect			Temp1FanSelect		
FUNC.	0 = FANO Manual m	CTL has no ode (Defau s SMART FA	relation w	vith this ten	ole FANCTL nperature so	ource. FAN	ICTL is co	ontrolled by

# 7.2.96 Temperature to Fan mapping Relationships Register

Location: Index 65h Type: Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME			RSV	Temp3FanSelect				
FUNC.	0 = FANC Manual m	CTL has no ode (Defaul s SMART FA	relation w t)	NCTL3 – FA	nperature s	ource. FAN	ICTL is co	ntrolled by

Feb, 2012



# 7.2.97 Fan Control Configuration Register 1

Location : Index 66h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	Temp2_Sh are_En	Temp2_Share_Sel			Temp1_Sh are_En	Те	Temp1_Share_Sel					
	Temp2_Share_En: Enable temperature2 sharing table function											
	<b>Temp2_Share_Sel</b> : Select which temperature2 source could share control table in SMART FAN <sup>TM</sup> IV											
FUNC.	Temp1_Sha	re_En : E	nable temp	perature1 s	haring table fo	unction						
	Temp1_Share_Sel: Select which temperature1 source could share control table in SMART FAN <sup>TM</sup> IV											
	Refer to the Table 7-2 Sharing Table											

# **Table 7-2 Sharing Table**

BIT [2-0]	SHARE_SEL CONDITION
000 <sub>BIN</sub>	Remote 1 temperature will be referred
001 <sub>BIN</sub>	Remote 2 temperature will be referred
010 <sub>BIN</sub>	Remote 3 temperature will be referred
011 <sub>BIN</sub>	Local temperature will be referred
100 <sub>BIN</sub>	PECI Agent 0 temperature will be referred
101 <sub>BIN</sub>	PECI Agent 1 temperature will be referred
110 <sub>BIN</sub>	Programmable temperature 1 will be referred
111 <sub>BIN</sub>	Programmable temperature 2 will be referred

# 7.2.98 Fan Control Configuration Register 2

Location : Index 67h
Type : Read/Write

Power on default value: 00h

BIT	7	7 6 5 4		3	2 1		0					
NAME	25	RS	SV		Temp3_Share_En	Temp3_Share_Sel						
110%	Temp3_Share_En: Enable temperature3 sharing table function											
FUNC.	Temp3_ SMART	<b>Temp3_Share_Sel</b> : Select which temperature3 source could share control table in SMART FAN <sup>™</sup> IV										
	Refer to	Refer to the Table 7-2 Sharing Table										

- 48 -



# 7.2.99 Fan Control Configuration Register 3

Location : Index 68h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	RSV	SV Temp2_Source_Sel RSV Temp1_Source_Sel										
Temp2_Source_Sel : Temperature 2 source selection												
FUNC.	FUNC. Temp1_Source_Sel : Temperature 1 source selection											
	Refer to the Table 7-3 <u>Source Table</u>											

#### **Table 7-3 Source Table**

BIT [2-0]	SOURCE_SEL CONDITION
000 <sub>BIN</sub>	Remote 1 temperature will be referred
001 <sub>BIN</sub>	Remote 2 temperature will be referred
010 <sub>BIN</sub>	Remote 3 temperature will be referred
011 <sub>BIN</sub>	Local temperature will be referred
100 <sub>BIN</sub>	PECI Agent 0 temperature will be referred
101 <sub>BIN</sub>	PECI Agent 1 temperature will be referred
110 <sub>BIN</sub>	Programmable temperature 1 will be referred
111 <sub>BIN</sub>	Programmable temperature 2 will be referred

# 7.2.100 Fan Control Configuration Register 4

Location : Index 69h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME			RSV	Temp3_Source_Sel								
FUNC.	Temp3_S	ource_Sel										
FUNC.	Refer to th	efer to the Table 7-3 <u>Source Table</u>										

#### 7.2.101 Close-Loop Fan Control RPM mode Tolerance Register

Location : Index 6Dh Type : Read/Write

Power on default value: 00h

BIT	70	6	5	4	3	2	1	0			
NAME	33	RS	SV		Generic_Tol_RPM						
FUNC.	Generic_1	Generic_Tol_RPM : Tolerance of RPM mode, unit 50 RPM									



#### 7.2.102 FANCTL Step Up Time Register

Location : Index 6Eh
Type : Read/Write

Power on default value: 0Ah

BIT	7	7 6 5 4 3 2 1 0									
NAME		UpTime									
FUNC.	FANOUT 1	takes to inc	rease its va	lue by one	gister detern step efault time is		nount of tim	ne			

#### 7.2.103 FANCTL Step Down Time Register

Location : Index 6Fh
Type : Read/Write

Power on default value: 0Ah

BIT	7	7 6 5 4 3 2 1								
NAME	DownTime									
FUNC.	FANOUT 1	takes to ded	crease its va	alue by one	register det step efault time is		e amount o	f time		

#### 7.2.104 Default Fan Speed Register

Location : Index 70h
Type : Read/Write

Power on default value: 7Fh

BIT	7	6	5	4	3	2	1	0			
NAME		DefaultFanSpeed									
FUNC.	DefaultFa	nSpeed : [	Default Fan	Speed at Po	ower-on						

# 7.2.105 FANCTL1 PWM Prescalar Register

Location : Index 71h

Type : Read/Write

Power on default value: 84h

BIT	77	6	5	4	3	2	1	0				
NAME	CLKSEL	CLKSEL Divisor[6:0]										
	CKSEL : Clock source select											
FUNC.	Divisor : Cl	Divisor : Clock frequency Divisor										
	Refer the Ta	Refer the Table 7-4 Divisor table A & Table 7-5 Divisor table B										



The clock source selected by CKSEL will be divided by the divisor and used as a fan PWM output frequency.

If CKSEL equals 1, then the output clock is simply equal to 125/ (Divisor [6:0]+1) KHz MappedDivisor depends on Divisor [6:0] and is described in the table below.

Table 7-4 Divisor Table A (CKSEL=1)

DIVISOR[6:0]	MAPPED DIVISOR	OUTPUT FREQUENCY	DIVISOR[6:0]	MAPPED DIVISOR	OUTPUT FREQUENCY
0000000	1	125KHz		Chille A	2
0000001	2	62.5KHz			
0000010	3	41.6KHz		RSV	
0000011	4	31.2KHz		10	0 6
0000100	5	25KHz	0001111	16	7.8KHz
0000101	6	20.8KHz	0011111	32	3.9KHz
0000110	7	17.8KHz	0111111	64	1.9KHz
0000111	8	15.6KHz	1111111	128	976Hz

If CKSEL equals **0**, then the output clock is simply equal to **1000/ Mapped Divisor Hz** MappedDivisor depends on **Divisor [3:0]** and is described in the table below.

Table 7-5 Divisor Table B (CKSEL=0)

DIVISOR[3:0]	MAPPED DIVISOR	OUTPUT FREQUENCY	DIVISOR[3:0]	MAPPED DIVISOR	OUTPUT FREQUENCY
0000	1	1000Hz	1000	12	83Hz
0001	2	500Hz	1001	16	62.5Hz
0010	3	333Hz	1010	32	31.25Hz
0011	4	250Hz	1011	64	15.6Hz
0100	5	200Hz	1100	128	7.8Hz
0101	6	166Hz	1101	256	3.9Hz
0110	7	142Hz	1110	512	1.9Hz
0111	8	125Hz	1111	1024	0.97Hz

## 7.2.106 FANCTL2 PWM Prescalar Register

Location : Index 72h
Type : Read/Write

Power on default value: 84h

BIT	7	6	5	4	3	2	1	0
NAME	CLKSEL	(44)	0	Γ	Divisor[6:0	]		



**CKSEL**: Clock source select

**FUNC. Divisor** : Clock frequency Divisor

Refer the Table 7-4 Divisor table A & Table 7-5 Divisor table B

#### 7.2.107 FANCTL3 PWM Prescalar Register

Location : Index 73h

Type : Read/Write

Power on default value: 84h

BIT	7	6	5	4	3	2	1	0				
NAME	CLKSEL		Divisor[6:0]									
	CKSEL : Clock source select											
FUNC.	Divisor : (	Divisor : Clock frequency Divisor										
	Refer the	Refer the Table 7-4 Divisor table A & Table 7-5 Divisor table B										

#### 7.2.108 Temp1 Hystersis Register

Location : Index 74h
Type : Read/Write

Power on default value: 53h

BIT	7	6	5	4	3	2	1	0				
NAME	RSV		Criti_HysT1		RSV	Oper_HysT1						
FUNC.	Criti_HysT1: Hystersis value of SMART FAN <sup>TM</sup> IV Critical Temperature											
FONC.	Oper_Hys	Oper_HysT1 : Hystersis value of SMART FAN <sup>TM</sup> IV Operating Temperature										

#### 7.2.109 Temp2 Hystersis Register

Location : Index 75h
Type : Read/Write

Power on default value: 53h

BIT	7	6	5	4	3	2	1	0			
NAME	RSV		Criti_HysT2		RSV	Oper_HysT2					
FUNC.	Criti_Hys	Criti_HysT2: Hystersis value of SMART FAN <sup>TM</sup> IV Critical Temperature									
FUNC.	Oper_Hys	T2: Hyste	rsis value of	SMART FAI	ง <sup>™</sup> IV Oper	ating Temp	erature				

#### 7.2.110 Temp3 Hystersis Register

Location : Index 76h
Type : Read/Write

Power on default value: 53h

BIT	7 %	6	5	4	3	2	1	0			
NAME	RSV	0	Criti_HysT3		RSV	Oper_HysT3					
FUNC.		Criti_HysT3: Hystersis value of SMART FAN <sup>TM</sup> IV Critical Temperature									
10140.	Oper_Hys	T3: Hyster	rsis value of	f SMART FAI	ง <sup>™</sup> IV Oper	ating Temp	erature				



## 7.2.111FANCTL Start Duty Cycle Register

Location : Index 77h
Type : Read/Write

Power on default value :30h

BIT	7	7 6 5 4 3 2 1 0										
NAME		StartDutyCycle										
FUNC.	StartDutyC	cycle: conti	rol the FAN	CTL1-FANG	CTL3 fan ou	ıtput start-up	value					

# 7.2.112 FANCTL Stop Time Register

Location : Index 78h

Type : Read/Write

Power on default value: FFh

BIT	7	6	5	4	3	2	19	0			
NAME		StopTime									
	StopTime : control the FANCTL1-FANCTL3 fan stop time										
FUNC.	Unit in 0.1	Unit in 0.1sec. Ranges from 0.1sec to 25.5 sec									
	If set to 0, the fan will never stop										

#### 7.2.113 NonStop Disable Register

Location : Index 79h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0								
NAME			RSV			NonStop_Fan3	NonStop_Fan2	NonStop_Fan1								
N	NonStop_FAN3: 1 indicates the FAN3 NonStop function disabled															
FUNC.	NonStop_FAN2 : 1 indicates the FAN2 NonStop function disabled															
Die The	NonSt	op_FAN	<b>11 :</b> 1 in	dicates t	he FAN	NonStop_FAN2 : 1 indicates the FAN2 NonStop function disabled  NonStop_FAN1 : 1 indicates the FAN1 NonStop function disabled										

# 7.2.114 Fan Output Min Value when PECI Error Register (FOMV)

Location : Index 7Ah
Type : Read/Write

Power on default value: 80h

BIT	70	7 6 5 4 3 2 1 0									
NAME	33	MinDuty_PECIERR									
FUNC.				FANCTL1- see <b>CRPE</b> (				en PECI			



## 7.2.115Table 1 X-axis Transition Point 1 Register

Location: Index 80h Type: Read/Write

Power on default value: 19h

BIT	7	6	5	4	3	2	1	0		
NAME	Temp1Table_TR1									
FUNC.	FUNC. Temp1Table_TR1 : Temperature point 1 of SMART FAN <sup>TM</sup> IV table 1									

# 7.2.116 Table 1 X-axis Transition Point 2 Register

Location: Index 81h Type: Read/Write

Power on default value: 23h

BIT	7	6	5	4	3	2	19	0		
NAME	Temp1Table_TR2									
FUNC.	Temp1Table_TR2: Temperature point 2 of SMART FAN <sup>™</sup> IV table 1									

## 7.2.117 Table 1 X-axis Transition Point 3 Register

Location: Index 82h Type: Read/Write

Power on default value: 2Dh

BIT	7	6	5	4	3	2	1	0			
NAME		Temp1Table_TR3									
FUNC.	Temp1Tab	Temp1Table_TR3: Temperature point 3 of SMART FAN <sup>TM</sup> IV table 1									

#### 7.2.118 Table 1 X-axis Transition Point 4 Register

Location: Index 83h Type: Read/Write

Power on default value: 37h

BIT	7	6	5	4	3	2	1	0		
NAME	Temp1Table_TR4									
FUNC.	Temp1Table_TR4: Temperature point 4 of SMART FANTM IV table 1									

- 54 -



## 7.2.119 Table 1 X-axis Critical Point Register

Location: Index 84h Type: Read/Write

Power on default value: 3Ch

BIT	7	6	5	4	3	2	1	0		
NAME	Temp1Table_TRCritical									
FUNC.	Temp1Table_TRCritical: Critical Temperature point of SMART FAN <sup>TM</sup> IV table 1									

# 7.2.120 Table 1 Y-axis Transition Point 1 Register

Location: Index 85h Type: Read/Write

Power on default value: 8Ch

BIT	7	6	5	4	3	2	19	0		
NAME	Temp1Table_FL1									
FUNC.	Temp1Table_FL1: FANCTL point 1 of SMART FAN <sup>TM</sup> IV table 1									

#### 7.2.121 Table 1 Y-axis Transition Point 2 Register

Location: Index 86h Type: Read/Write

Power on default value: AAh

BIT	7	6	5	4	3	2	1	0			
NAME		Temp1Table_FL2									
FUNC.	Temp1Table_FL2: FANCTL point 2 of SMART FAN <sup>TM</sup> IV table 1										

#### 7.2.122 Table 1 Y-axis Transition Point 3 Register

Location: Index 87h Type: Read/Write

Power on default value: C8h

BIT	7	6	5	4	3	2	1	0		
NAME	Temp1Table_FL3									
FUNC.	Temp1Table_FL3: FANCTL point 3 of SMART FAN <sup>TM</sup> IV table 1									

- 55 -

Version: 1.2



## 7.2.123Table 1 Y-axis Transition Point 4 Register

Location: Index 88h Type: Read/Write

Power on default value: E6h

BIT	7	6	5	4	3	2	1	0			
NAME	Temp1Table_FL4										
FUNC.	FUNC. Temp1Table_FL4: FANCTL point 4 of SMART FAN <sup>TM</sup> IV table 1										

#### 7.2.124 Table 2 X-axis Transition Point 1 Register

Location: Index 90h Type: Read/Write

Power on default value: 19h

BIT	7	6	5	4	3	2	1(0)	0			
NAME		Temp2Table_TR1									
FUNC.	Temp2Tab	Temp2Table_TR1 : Temperature point 1 of SMART FAN <sup>TM</sup> IV table 2									

#### 7.2.125Table 2 X-axis Transition Point 2 Register

Location: Index 91h Type: Read/Write

Power on default value: 23h

BIT	7	6	5	4	3	2	1	0		
NAME		Temp2Table_TR2								
FUNC.	Temp2Tab	le_TR2:Te	mperature p	point 2 of Si	MART FAN <sup>TM</sup>	IV table 2				

# 7.2.126 Table 2 X-axis Transition Point 3 Register

Location: Index 92h Type: Read/Write

Power on default value: 2Dh

BIT	7	6	5	4	3	2	1	0		
NAME	1/2	Temp2Table_TR3								
FUNC.	Temp2Tab	<b>le_TR3 :</b> Te	mperature p	point 3 of St	MART FAN <sup>TM</sup>	IV table 2				

Version: 1.2

- 56 -



## 7.2.127 Table 2 X-axis Transition Point 4 Register

Location: Index 93h Type: Read/Write

Power on default value: 37h

BIT	7	6	5	4	3	2	1	0			
NAME		Temp2Table_TR4									
FUNC.	Temp2Tab	Femp2Table_TR4 : Temperature point 4 of SMART FAN <sup>TM</sup> IV table 2									

# 7.2.128 Table 2 X-axis Critical Point Register

Location: Index 94h Type: Read/Write

Power on default value: 3Ch

BIT	7	6	5	4	3	2	19	0		
NAME		Temp2Table_TRCritical								
FUNC.	Temp2Tab	Temp2Table_TRCritical: Critical Temperature point of SMART FAN <sup>TM</sup> IV table 2								

#### 7.2.129Table 2 Y-axis Transition Point 1 Register

Location: Index 95h Type: Read/Write

Power on default value: 8Ch

BIT	7	6	5	4	3	2	1	0		
NAME		Temp2Table_FL1								
FUNC.	Temp2Tab	le_FL1:FA	NCTL point	1 of SMART	FAN <sup>TM</sup> IV ta	able 2				

# 7.2.130 Table 2 Y-axis Transition Point 2 Register

Location: Index 96h Type: Read/Write

Power on default value: AAh

BIT	7	6	5	4	3	2	1	0		
NAME	L.	Temp2Table_FL2								
FUNC.	Temp2Tab	le_FL2:FA	NCTL point	2 of SMART	FAN <sup>TM</sup> IV to	able 2				

- 57 -

Feb. 2012

Version: 1.2



#### 7.2.131 Table 2 Y-axis Transition Point 3 Register

Location: Index 97h Type: Read/Write

Power on default value: C8h

BIT	7	7 6 5 4 3 2 1 0									
NAME		Temp2Table_FL3									
FUNC.	Temp2Tab	le_FL3:FA	NCTL point	t 3 of SMAR	T FAN <sup>TM</sup> IV	table 2					

#### 7.2.132 Table 2 Y-axis Transition Point 4 Register

Location: Index 98h Type: Read/Write

Power on default value: E6h

BIT	7	6	5	4	3	2	10	0			
NAME		Temp2Table_FL4									
FUNC.	Temp2Tab	Temp2Table_FL4 : FANCTL point 4 of SMART FAN <sup>TM</sup> IV table 2									

#### 7.2.133 Table 3 X-axis Transition Point 1 Register

Location: Index A0h Type: Read/Write

Power on default value: 19h

BIT	7	6	5	4	3	2	1	0		
NAME		Temp3Table_TR1								
FUNC.	Temp3Tab	le_TR1:Te	mperature p	point 1 of SM	MART FAN <sup>TM</sup>	IV table 3				

# 7.2.134 Table 3 X-axis Transition Point 2 Register

Location: Index A1h Type: Read/Write

Power on default value: 23h

BIT	7	6	5	4	3	2	1	0				
NAME	L.	Temp3Table_TR2										
FUNC.	Temp3Tab	le_TR2 : Te	mperature p	Temp3Table_TR2: Temperature point 2 of SMART FAN <sup>TM</sup> IV table 3								



## 7.2.135 Table 3 X-axis Transition Point 3 Register

Location : Index A2h
Type : Read/Write

Power on default value: 2Dh

BIT	7	7 6 5 4 3 2 1 0									
NAME		Temp3Table_TR3									
FUNC.	Temp3Tab	le_TR3:Te	mperature	point 3 of S	MART FAN <sup>TN</sup>	<sup>1</sup> IV table 3					

# 7.2.136 Table 3 X-axis Transition Point 4 Register

Location : Index A3h
Type : Read/Write

Power on default value: 37h

BIT	7	6	5	4	3	2	1(0)	0		
NAME	Temp3Table_TR4									
FUNC.	Temp3Tab	Temp3Table_TR4: Temperature point 4 of SMART FAN <sup>TM</sup> IV table 3								

#### 7.2.137 Table 3 X-axis Critical Point Register

Location : Index A4h
Type : Read/Write

Power on default value: 3Ch

BIT	7	6	5	4	3	2	1	0	
NAME		Temp3Table_TRCritical							
FUNC.	Temp3Tab	remp3Table_TRCritical: Critical Temperature point of SMART FAN <sup>™</sup> IV table 3							

# 7.2.138 Table 3 Y-axis Transition Point 1 Register

Location : Index A5h
Type : Read/Write

Power on default value: 8Ch

BIT	7	7 6 5 4 3 2 1 0								
NAME	12,	Temp3Table_FL1								
FUNC.	Temp3Tab	Temp3Table_FL1: FANCTL point 1 of SMART FAN <sup>TM</sup> IV table 3								

- 59 -



## 7.2.139 Table 3 Y-axis Transition Point 2 Register

Location : Index A6h
Type : Read/Write

Power on default value: AAh

BIT	7	7 6 5 4 3 2 1 0								
NAME		Temp3Table_FL2								
FUNC.	Temp3Tab	emp3Table_FL2: FANCTL point 2 of SMART FAN <sup>TM</sup> IV table 3								

# 7.2.140 Table 3 Y-axis Transition Point 3 Register

Location : Index A7h
Type : Read/Write

Power on default value: C8h

BIT	7	6	5	4	3	2	1(0)	0			
NAME		Temp3Table_FL3									
FUNC.	Temp3Tab	Temp3Table_FL3: FANCTL point 3 of SMART FAN <sup>TM</sup> IV table 3									

#### 7.2.141Table 3 Y-axis Transition Point 4 Register

Location : Index A8h
Type : Read/Write

Power on default value: E6h

BIT	7	6	5	4	3	2	1	0		
NAME		Temp3Table_FL4								
FUNC.	Temp3Tab	Temp3Table_FL4 : FANCTL point 4 of SMART FAN <sup>TM</sup> IV table 3								

# 7.2.142 TD1 Offset Register

Location : Index C1h
Type : Read/Write

Power on default value: 3Dh

BIT	7	6	5 4 3 2 1 0						
NAME	RS	SV	Offset_TD1						
FUNC.	Offset_TD	1 : TD1 fund	action offset register						

- 60 -



# 7.2.143 TD2 Offset Register

Location: Index C2h Type: Read/Write

Power on default value: 3Dh

BIT	7	6	5	4	3	2	1	0	
NAME	RS	SV	Offset_TD2						
FUNC.	Offset_TD2	2: TD2 fund	function offset register						

# 7.2.144 TR1 Offset Register

Location: Index C4h Type: Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	10	0
NAME		R	SV			Offse	t_TR1	J. 10.2
FUNC.	Offset_TR	1 : TR1 fund	ction offset	register				437

#### 7.2.145 TR2 Offset Register

Location: Index C5h Type: Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		R	SV			Offse	t_TR2	1   0 TR2		
FUNC.	Offset_TR	2 : TR2 fund	ction offset	register						

# 7.2.146 TR3 Offset Register

Location: Index C6h Type: Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0	
NAME	1/2	R	SV		Offset_TR3				
FUNC.	Offset_TR3	3 : TR3 fund	ction offset	register					

- 61 -

Feb. 2012

Version: 1.2



## 7.2.147Digital Filter Level Select Register

Location : Index CBh
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0				
NAME	LC	)T	R	Г3	F	RT2 RT1						
	00 : No filt	0 : No filter selected. (Default)										
	01: Filter L	01: Filter Level 1 selected.										
FUNC.	10: Filter L	evel 2 sele	cted.									
	11: Filter Level 3 selected.											
	Higher lev	el will slow	down the te	mperature	sensor res	ponse.	1	Comment				

#### 7.2.148 Programmable Temperature 1 Register

Location : Index E3h

Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		PGM_TEMP1[7:0]								
FUNC.	PGM_TEN	PGM_TEMP1[7:0] : Programmable Temperature 1								

#### 7.2.149 Programmable Temperature 2 Register

Location : Index E4h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		PGM_TEMP2[7:0]								
FUNC.	PGM_TEM	PGM_TEMP2[7:0] : Programmable Temperature 2								

#### 7.2.150 Software Reset Register

Location : Index FCh Type : Write Only

BIT	774	6	5	4	3	2	1	0	
NAME	INIT	7/			RSV				
FUNC.	INIT : Writ	INIT: Write 1 to reset the NCT7802Y							



## 7.2.151 Vendor ID Register

Location : Index FDh Type : Ready Only

Power on default value: 50h

BIT	7	6	5	4	3	2	1	0	
NAME				Ven	dorID				
FUNC.	VendorID	VendorID: Vendor ID of NCT7802Y							

## 7.2.152 Chip ID Register

Location : Index FEh
Type : Ready Only

Power on default value: C3h

BIT	7	6	5	4	3	2	1(0)	0		
NAME		ChipID								
FUNC.	ChipID: C	ChipID: Chip ID of NCT7802Y								

## 7.2.153 Version ID Register

Location : Index FFh
Type : Ready Only

Power on default value : 2xh

BIT	7	6	5	4	3	2	1	0		
NAME		VersionID								
FUNC.	VersionID	VersionID: Versin ID of NCT7802Y, the value is 2xh (x=0,1,2)								



# 7.3 BANK 1 REGISTER MAP

ldx	Register Name	Att	Df	7	6	5	4	3	2	1	0
0	Bank Select	R/W	00			m	RSV	•			BKSEL
1	PECI Control Reg-1	RW	10	PECI_En		YV)	RSV	1		Manual_E n	Routine_En
2	PECI Control Reg-2	RW	00	RS	RSV TN_Extend[1:0]					RSV	
3	PECI Control Reg-3	RW	00	RS	SV	En_A	\gt[1:0]	RS	SV	Dmn1	_Agt[3:0]
4	Report Temp Style 1	RW	00		RSV Clamp RSV RtDmn_Agt[1:0] Rt						RtHigher
5	Address content for manual command	RW	00		Addr						
6	Write Length for manual command	RW	00				W	rite_Length	246	×	
7	Read Length for manual command	RW	00				Re	ad_Length		The	
8	Command Code for manual command	RW	00				Com	mand_Code	49	0 6	
9	Agent0 Base Temperature	RW	00	RSV				Tbase0[6:0	)]	0	
0A	Agent1 Base Temperature	RW	00	RSV						(0)	
0B	Generic write in data 1 to client	RW	00				١	VrData_1		89	350
0C	Generic write in data 2 to client	RW	00				١	VrData_2			975
0D	Generic write in data 3 to client	RW	00		WrData_3						
0E	Generic write in data 4 to client	RW	00				١	VrData_4			
0F	Generic write in data 5 to client	RW	00	WrData_5							
10	Generic write in data 6 to client	RW	00		WrData_6						
11	Generic write in data 7 to client	RW	00				١	VrData_7			
12	Generic write in data 8 to client	RW	00				١	VrData_8			
13	Generic write in data 9 to client	RW	00				١	VrData_9			
14	Generic write in data 10 to client	RW	00				٧	/rData_10			
15	Generic write in data 11 to client	RW	00				٧	/rData_11			
16	Generic write in data 12 to client	RW	00				٧	/rData_12			
17	Agt0_D0 Relative Temp (HB)	RO	F8				RT	H_Agt0_D0			
18	Agt0_D0 Relative Temp (LB)	RO	80				RT	L_Agt0_D0			
19	Agt0_D1 Relative Temp (HB)	RO	F8		RTH_Agt0_D1						
1A	Agt0_D1 Relative Temp (LB)	RO	80	RTL_Agt0_D1							
1B	Agt1_D0 Relative Temp (HB)	RO	F8		RTH_Agt1_D0						
1C	Agt1_D0 Relative Temp (LB)	RO	80		RTL_Agt1_D0						
1D	Agt1_D1 Relative Temp (HB)	RO	F8				RT	H_Agt1_D1			
1E	Agt1_D1 Relative Temp (LB)	RO	80	(0)			RT	L_Agt1_D1			

# nuvoTon

ldx	Register Name	Att	Df	7	6	5	4	3	2	1	0
1F	Agent Characteristic	RO	00		RSV Alive_Agt[1:0]						
2A	Generic read out data 1 from client	RO	00		RdData_1						
2B	Generic read out data 2 from client	RO	00		RdData_2						
2C	Generic read out data 3 from client	RO	00		RdData_3						
2D	Generic read out data 4 from client	RO	00	RdData_4							
2E	Generic read out data 5 from client	RO	00				RdI	Data_5			
2F	Generic read out data 6 from client	RO	00				RdI	Data_6	20		
30	Generic read out data 7 from client	RO	00		RdData_7						
31	Generic read out data 8 from client	RO	00	RdData_8							
32	Generic read out data 9 from client	RO	00		RdData_9						



#### 7.4 BANK 1 REGISTER DETAIL

#### 7.4.1 PECI Control Register 1

Location : Index 01h

Type : Read/Write

Power on default value: 10h

BIT	READ / WRITE	DESCRIPTION
7	R/W	Enable PECI Function (PECI_En)
6~2	R/W	Reserved
1	R/W	Enable PECI Manual Command Function (Manual_En)
0	R/W	Enable PECI GetTemp Routine Function (Routine_En)

#### 7.4.2 PECI Control Register 2

Location : Index 02h
Type : Read/Write

Power on default value: 00h

BIT	READ / WRITE	DESCRIPTION
7~6	R/W	Reserved
5	R/W	TN_Extend[1:0] Adjust Transaction Rate $00_{BIN} = 1.5  MHz$
4	R/W	$01_{BIN} = 750 \text{ KHz}$ $10_{BIN} = 375 \text{ KHz}$ $11_{BIN} = 187.5 \text{ KHz}$
3 ~ 0	R/W	Reserved

# 7.4.3 PECI Control Register 3

Location : Index 03h Type : Read/Write

Power on default value: 00h

BIT	READ / WRITE	DESCRIPTION
7~6	R/W	Reserved
5	R/W	En_Agt[1:0]
4	R/W	PECI host to process related agents enable or disable agent PECI host to process related agents enable or disable agent0
3 ~ 2	R/W	Reserved
1	R/W	Dmn1_Agt[1:0] Indicate which agent with domain1



BIT	READ / WRITE	DESCRIPTION
0	R/W	0 = Agent does not have domain 1 1 = Agent has domain 1 (Do not set to 1, if the CPU does not exist domain 1)

## 7.4.4 Report Temperature Style Register

Location : Index 04h
Type : Read/Write

Power on default value: 00h

		100
BIT	READ / WRITE	DESCRIPTION
7 ~ 5	R/W	Reserved
4	R/W	When temperature data reading is positive or less than -128, can enable this function to clamp temperature data.(Clamp)
3	R/W	Reserved
2	R/W	RtDmn_Agt[1:0]
		Agent 1 - Agent 0 always return the relative domain Temperature
1	R/W	0 = Agent always returns the relative temperature from domain 0
		1 = Agent always returns the relative temperature from domain 1
		Return High Temperature of doamin0 or domain1.(RtHigher)
0	R/W	$0 =$ The temperature of each agent is returned from domain 0 or domain 1, which is controlled by (CR $04_{HEX}$ )
		1 = Return the highest temperature in domain 0 and domain 1 of individual Agent

# 7.4.5 Address Content for Manual Command Register

Location : Index 05h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		PECI Command Address								
DEFAULT	0	0 0 0 0 0 0 0								
DESCRIPTION		The data would be sent to client								

# 7.4.6 Write Length for Manual Command Register

Location : Index 06h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		7 (0)	PEC	I Comman	d Write Le	ength		



DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION			The d	ata would	be sent to	client		

## 7.4.7 Read Length for Manual Command Register

Location : Index 07h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		PECI Command Read Length									
DEFAULT	0	0 0 0 0 0 0 0									
DESCRIPTION		The data would be sent to client									

## 7.4.8 Command Code for Manual Command Register

Location : Index 08h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		PECI Command Code								
DEFAULT	0	0 0 0 0 0 0 0								
DESCRIPTION		The data would be sent to client								

# 7.4.9 Agent0 Base Temperature Register

Location : Index 09h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	Reserved		Tbase 0							
DEFAULT	0	0	0	0	0	0	0	0		
DESCRIPTION			The data would be sent to client							

## 7.4.10 Agent1 Base Temperature Register

Location : Index 0Ah
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	Reserved	5/	Tbase 1							
DEFAULT	0	0	0	0	0	0	0	0		
DESCRIPTION	10	The data would be sent to client								



# 7.4.11 Generic Write in Data 1 to Client Register

Location : Index 0Bh Type : Read/Write

Power on default value: 00h

DEFAULT DESCRIPTION	0	The data would be sent to client									
NAME		PECI Write Data 1									
BIT	7	6	5	4	3	2	1	0			

# 7.4.12 Generic Write in Data 2 to Client Register

Location : Index 0Ch
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	PECI Write Data 2									
DEFAULT	0	0 0 0 0 0 0 0								
DESCRIPTION		The data would be sent to client								

#### 7.4.13 Generic Write in Data 3 to Client Register

Location : Index 0Dh
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		PECI Write Data 3								
DEFAULT	0	0 0 0 0 0 0 0								
DESCRIPTION		The data would be sent to client								

#### 7.4.14 Generic Write in Data 4 to Client Register

Location : Index 0Eh
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME	3 6	PECI Write Data 4						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION	The data would be sent to client							



# 7.4.15 Generic Write in Data 5 to Client Register

Location : Index 0Fh
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		PECI Write Data 5						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION			The d	lata would	be sent to	client		

# 7.4.16 Generic Write in Data 6 to Client Register

Location : Index 10h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		PECI Write Data 6						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION		The data would be sent to client						

## 7.4.17 Generic Write in Data 7 to Client Register

Location : Index 11h

Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		PECI Write Data 7						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION		The data would be sent to client						

## 7.4.18 Generic Write in Data 8 to Client Register

Location : Index 12h Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME	3) (6)	PECI Write Data 8						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION	(62	The data would be sent to client						



# 7.4.19 Generic Write in Data 9 to Client Register

Location : Index 13h

Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		PECI Write Data 9						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION		The data would be sent to client						

## 7.4.20 Generic Write in Data 10 to Client Register

Location : Index 14h

Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		PECI Write Data 10						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION		The data would be sent to client						

## 7.4.21 Generic Write in Data 11 to Client Register

Location : Index 15h
Type : Read/Write

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME		PECI Write Data 11						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION		The data would be sent to client						

# 7.4.22 Generic Write in Data 12 to Client Register

Location : Index 16h Type : Read/Write

Power on default value: 00h

· onor on dordan ran								
BIT	7	6	5	4	3	2	1	0
NAME	0	PECI Write Data 12						
DEFAULT	0	0	0	0	0	0	0	0
DESCRIPTION	200	The data would be sent to client						



#### 7.4.23 Agent Relative Temperature Register

Location: Index 17h ~ 1Eh

Type: Read Only

Power on default value: F880h

These registers return the raw data retrieved from PECI GetTemp(). The data may be the error code (range: 8000H~81FFH) or relative temperatures to process the defined **Tbase**. The error code will only be update in **ARTR** and absolute Temperature will not be updated when the error code is received. If the **RtHigher** mechanism is activated, the normal temperature will always be returned first. In case both 2 domains return errors, the return priority will be Overflow Error > Underflow Error > Missing Diode > General Error. The reset value is 8001<sub>HEX</sub>, in that PECI is defaulted to be off. In PECI, 8001<sub>HEX</sub> means the diode is missing.

INDEX 17-1E	DESCRIPTION					
17h[15:8],18h[7:0]	Domain0 Relative Temperature Agent0	[15:0]	25 00			
19h[15:8],1Ah[7:0]	Domain1 Relative Temperature Agent0	[15:0]	- OF W			
1Bh[15:8],1Ch[7:0]	Domain0 Relative Temperature Agent1	[15:0]				
1Dh[15:8],1Eh[7:0]	Domain1 Relative Temperature Agent1	[15:0]	1600			

#### **GetTemp() PECI Temperature format**

BIT	DESCRIPTION
15	Sign Bit. (Sign) In PECI Protocol, this bit should always be 1 to represent a negative temperature.
14-6	The integer part of the relative temperature. (Temperature[8:0])
5	<b>TEMP_2</b> . 0.5°C unit.
4	<b>TEMP_4</b> . 0.25°C unit.
3	<b>TEMP_8</b> . 0.125℃ unit.
2	<b>TEMP_16</b> . 0.0625℃ unit.
1	<b>TEMP_32</b> . 0.03125℃ unit.
0	<b>TEMP_64</b> . 0.015625℃ unit.

#### **GetTemp() Response Definition**

RESPONSE	MEANING					
General Sensor Error (GSE)	Thermal scan did not complete in time. Retry is appropriate.					
0x0000	Processor is running at its maximum temperature or is currently being reset.					
All other data	Valid temperature reading, reported as a negative offset from the TCC activation temperature.					
All other data	The valide temperature reading is referred to <u>GetTemp() PECI</u> <u>Temperature format</u>					



ERROR CODE	DESCRIPTION	HOST OPERATION					
8000 <sub>HEX</sub>	General Sensor Error	No further processing					
8001 <sub>HEX</sub>	Sensing Device Missing	No further processing.					
8002 <sub>HEX</sub>	Operational, but the temperature is lower than the sensor operation range.	Compulsorily write 0°C back to the temperature readouts.					
8003 <sub>HEX</sub>	Operational, but the temperature is higher than the sensor operation range.	Compulsorily write 127°C back to the temperature readouts.					
8004 <sub>HEX</sub> ~ 81FF <sub>HEX</sub>	Reserved	No further operation.					

# 7.4.24 Agent Characteristic Register

Location : Index 1Fh Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0
NAME			PECI Alive Agent					
DEFAULT	0	0	0	0				

BIT	DESCRIPTION
7~2	Reserved
1	1: agent1 is able to respond to Ping() command. Agent alive
	0: agent1 isn't able to respond to Ping() command. Agent is not alive
0	1: agent0 is able to respond to Ping() command. Agent alive
	0: agent0 isn't able to respond to Ping() command. Agent is not alive

# 7.4.25 Generic Read Out Data 1 from Client Register

Location : Index 2Ah
Type : Read Only

Power on default value: 00h

BIT	27	6	5	4	3	2	1	0	
NAME	PECI Read Data 1								
DEFAULT	0 6	0 0 0 0 0 0 0							
DESCRIPTION	The data would be got from client								



# 7.4.26 Generic Read Out Data 2 from Client Register

Location : Index 2Bh Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		PECI Read Data 2									
DEFAULT	0	0	0	0	0	0	0	0			
DESCRIPTION		The data would be got from client									

## 7.4.27 Generic Read Out Data 3 from Client Register

Location : Index 2Ch
Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	PECI Read Data 3									
DEFAULT	0	0	0	0	0	0	0	0		
DESCRIPTION		The data would be got from client								

#### 7.4.28 Generic Read Out Data 4 from Client Register

Location : Index 2Dh Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		PECI Read Data 4									
DEFAULT	0	0	0	0	0	0	0	0			
DESCRIPTION		The data would be got from client									

#### 7.4.29 Generic Read Out Data 5 from Client Register

Location : Index 2Eh
Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	1 6	PECI Read Data 5								
DEFAULT	0	0 0 0 0 0 0 0								
DESCRIPTION	The data would be got from client									



## 7.4.30 Generic Read Out Data 6 from Client Register

Location : Index 2Fh
Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0			
NAME		PECI Read Data 6									
DEFAULT	0	0	0	0	0	0	0	0			
DESCRIPTION		The data would be got from client									

## 7.4.31 Generic Read Out Data 7 from Client Register

Location : Index 30h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	PECI Read Data 7									
DEFAULT	0	0	0	0	0	0	0	0		
DESCRIPTION		The data would be got from client								

#### 7.4.32 Generic Read Out Data 8 from Client Register

Location : Index 31h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME		PECI Read Data 8								
DEFAULT	0	0	0	0	0	0	0	0		
DESCRIPTION		The data would be got from client								

#### 7.4.33 Generic Read Out Data 9 from Client Register

Location : Index 32h Type : Read Only

Power on default value: 00h

BIT	7	6	5	4	3	2	1	0		
NAME	PECI Read Data 9									
DEFAULT	0	0	0	0	0	0	0	0		
DESCRIPTION	80	The data would be got from client								



# 8. ELECTRICAL CHARACTERISTICS

# 8.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT	
Power Supply Voltage	3.3V ± 5%	V	
Input Voltage	-0.3 to +3.6	V	
Operating Temperature	-40 to +85	° C	
Storage Temperature	-55 to +150	°C	

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## 8.2 DC Characteristics

(Ta =  $0^{\circ}$  C to  $70^{\circ}$  C, VDD= 3.3V  $\pm$  5%, GND = 0V)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS	
OD <sub>12</sub> – Open-drain output pin with source-sink capability of 12 mA, with 5V tolerance support.							
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA	
OUT <sub>12</sub> - Output buffer p	OUT <sub>12</sub> - Output buffer pin with source-sink capability of 12 mA, with 5V tolerance support.						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA	
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -12 mA	
IN <sub>ts</sub> - TTL level Schmit	IN <sub>ts</sub> - TTL level Schmitt-triggered input pin, with 5V tolerance support.						
Input Low Voltage	V <sub>IL</sub>			0.8	V	VDD = 3.3V	
Input High Voltage	V <sub>IH</sub>	2.0			V	VDD = 3.3V	
Input High Leakage	I <sub>LIH</sub>			+10	μА	VIN=3.3V	
Input Low Leakage	I <sub>LIL</sub>			-10	μА	VIN=0V	
V1 – Bi-direction pin for INTEL <sup>™</sup> PECI							
Input Low Voltage	V <sub>IL</sub>	0.275V <sub>tt</sub>		0.5V <sub>tt</sub>	V		
Input High Voltage	V <sub>IH</sub>	0.55V <sub>tt</sub>		0.725V <sub>tt</sub>	V		
Output Low Voltage	V <sub>OL</sub>			0.25V <sub>tt</sub>	V		
Output High Voltage	V <sub>OH</sub>	0.75V <sub>tt</sub>			V		

#### 8.3 AC Characteristics

# SMBus Interface SCL THD;SDA THD;SDA VALID DATA SDA IN SDA OUT

Serial Bus Timing Diagram

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
SCL clock period	t <sub>SCL</sub>	2.5		uS
Start condition hold time	t <sub>HD;SDA</sub>	1.5		uS
Stop condition setup-up time	t <sub>su;sto</sub>	1		uS
DATA to SCL setup time	t <sub>SU;DAT</sub>	120		nS
DATA to SCL hold time	t <sub>HD;DAT</sub>	5		nS
SCL and SDA rise time	t <sub>R</sub>		1.0	uS
SCL and SDA fall time	t <sub>F</sub>		300	nS

#### 9. ORDERING INFORMATION

PART NUMBER	ART NUMBER PACKAGE	
NCT7802Y	QFN20	Green Package (Halogen-free)

#### 10. TOP MARKING SPECIFICATIONS



1<sup>st</sup> Line : Nuvoton Logo

2<sup>nd</sup> Line: Part number- NCT7802Y
3<sup>rd</sup> Line: Assembly tracking code

 $\underline{\mathbf{1}}\ \underline{\mathbf{13}}$ : packages made in year 2011, week 13

 $\underline{\mathbf{T}}$ : Assembly house code


A: IC version


BA: Nuvoton internal use code




# 11. PACKAGE DRAWING AND DIMENSIONS

# QFN20 4x4 MM<sup>2</sup>







Controlling Dimension : Millimeters

SYMBOL	DIMENSION (MM)			DIMENSION (Inch)		
STADUL	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.70	0.75	0.80	0.02756	0.02953	0.03150
A1	0	0.02	0.05	0	0.0079	0.00197
A3	0.203 REF			0.0079 REF		
b	0.18	0.25	0.30	0.00709	0.00984	0.01181
D	3.90	4.00	4.10	0.1535	0.1575	0.1614
D2	1.90	2.00	2.10	0.0748	0.0787	0.0827
E	3.90	4.00	4.10	0.1535	0.1575	0.1614
E2	1.90	2.00	2.10	0.0748	0.0787	0.0827
е	0.50 BSC			0.01969 BSC		
L	0.30	0.40	0.50	0.01181	0.01574	0.01969
у	0.08			(	0.00315	

Note:D2,E2 by die size difference



#### 12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION		
1.0	07/13/2011	N.A.	Public released, all versions before 1.0 are preliminary versions.		
1.1	1/5/2012	2	Added VCC monitoring accuracy item.		
1.2	2/2/2012	7,16	Added Programming from EEPROM description.		
			63.42		

#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.