10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6.0V V _{SS} to GND3.5V to +0.3V V _{DD} to V _{SS} 0.3V to +6.0V H, L, W to V _{SS} (V _{SS} - 0.3V) to (V _{DD} + 0.3V) CS, SCLK(INC), DIN(U/D), SPI/UD to GND0.3V to (V _{DD} + 0.3V) Maximum Continuous Current into H, L, and W
MAX5481/MAX5483±5mA
•
MAX5482/MAX5484±1.0mA
Maximum Current into Any Other Pin±50mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +5.25V, V_{SS} = V_{GND} = 0V, V_H = V_{DD}, V_L = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
DC PERFORMANCE (MAX5481/M	IAX5482 prog	rammable voltage-divider)					
Resolution	Ν			10			Bits
Integral Naplingerity (Nate 2)	INL	$V_{DD} = +2.7V$			±2	LSB	
Integral Nonlinearity (Note 2)	IINL	$V_{DD} = +5V$				±2	LSB
Differential Nonlinearity (Note 2)	DNL	$V_{DD} = +2.7V$				±1	LSB
Differential Norminearity (Note 2)	DINL	$V_{DD} = +5V$				±1	LOD
End-to-End Resistance Temperature Coefficient	TCR				35		ppm/°C
Ratiometric Resistance Temperature Coefficient					5		ppm/°C
	ГОГ	MAX5481		-4	-2.5	0	
Full-Scale Error	FSE	MAX5482	-4	-0.75	0	LSB	
7 0 1 5	705	MAX5481	0	+3.3	+5	1.00	
Zero-Scale Error	ZSE	MAX5482	0	+1.45	+5	LSB	
		MAX5481	7.5	10	12.5	kΩ	
End-to-End Resistance	R _{H-L}	MAX5482	37.5	50	62.5		
Wiper Capacitance	Cw				60		рF
		W at code = 15, H and L shorted to V _{SS} , measure			6.3		
Resistance from W to L and H		resistance from W to H, Figures 1 and 2	MAX5482		25		kΩ
DC PERFORMANCE (MAX5483/M	1AX5484 varia	able resistor)					
Resolution	N			10			Bits
		$V_{DD} = +2.7V$			-1.6		
Integral Nonlinearity (Note 3)	INL_R	$V_{DD} = +3V$		-4	-1.4	+4	LSB
		$V_{DD} = +5V$	-4	-1.3	+4		
		$V_{DD} = +2.7V$		+0.45			
Differential Nonlinearity (Note 3)	DNL_R	$V_{DD} = +3V$	-1	+0.4	+1	LSB	
		$V_{DD} = +5V$		-1	+0.35	+1	
Variable-Resistor Temperature Coefficient	TC _{VR}	$V_{DD} = +3V$ to +5.25V; code = 12	28 to 1024		35		ppm/°C

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \text{ to } +5.25V, V_{SS} = V_{GND} = 0V, V_H = V_{DD}, V_L = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Full-Scale Wiper-to-End	D	MAX5483		7.5	10	12.5	kΩ
Resistance	R _{W-L}	MAX5484		37.5	50	62.5	kΩ
Zero-Scale Resistor Error	D-	Code = 0	IAX5483		70		Ω
Zero-Scale Resistor Error	RZ		IAX5484		110		52
Wiper Resistance	Rw	$V_{DD} \ge +3V$ (Note 4)			50		Ω
Wiper Capacitance	CW				60		pF
DIGITAL INPUTS (CS, SCLK(INC	Ē), DIN(U/D), S	SPI/UD) (Note 5)					
		Single-supply operation	V _{DD} = +3.6V to +5.25V	2.4			
Input-High Voltage	VIH	Single-supply operation	V _{DD} = +2.7V to +3.6V	0.7 x V _{DD}			V
		Dual-supply operation	V _{DD} = +2.5V, V _{SS} = -2.5V	2.0			
	N	Single-supply operation	V _{DD} = +2.7V to +5.25V			0.8	V
Input-Low Voltage	VIL	Dual-supply operation	V _{DD} = +2.5V, V _{SS} = -2.5V			0.6	V
Input Leakage Current	lin					±1	μA
Input Capacitance	CIN				5		pF
DYNAMIC CHARACTERISTICS							
		Wiper at code = 01111	MAX5481		250		
Wiper -3dB Bandwidth		01111, C _{LW} = 10pF	MAX5482		50		- kHz
Total Harmonic Distortion	THD	V _{DD} = +3V, wiper at code = 01111 01111, 1V _{RMS} at 10kHz is	MAX5481		0.026		~ %
		applied at H, 10pF load on W	MAX5482		0.03		/0
NONVOLATILE MEMORY RELIA	BILITY						_
Data Retention		$T_A = +85^{\circ}C$			50		Years
Endurance		$T_A = +25^{\circ}C$			200,000		Ctoroc
Endurance		$T_A = +85^{\circ}C$			50,000		Stores
POWER SUPPLY							
Single-Supply Voltage	V _{DD}	$V_{SS} = V_{GND} = 0V$		2.70		5.25	V
	V _{DD}	$V_{GND} = 0V$		2.50		5.25	
Dual-Supply Voltage Vss		$V_{DD} - V_{SS} \le +5.25V$		-2.5		-0.2	V
Average Programming Current	I _{PG}	During nonvolatile write; V _{DD} or GND		220	400	μA	
Peak Programming Current		During nonvolatile write = V _{DD} or GND	only; digital inputs		4		mA
Standby Current	IDD	Digital inputs = V_{DD} or C	$GND, T_A = +25^{\circ}C$		0.6	1	μA
,	50				-		P .

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

TIMING CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +5.25V, V_{SS} = V_{GND} = 0V, V_H = V_{DD}, V_L = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
ANALOG SECTION	U	•	I			
Win an Osttlin m Time (Nista O)	1 .	MAX5481		5		
Wiper Settling Time (Note 6)	ts	MAX5482		22		μs
SPI-COMPATIBLE SERIAL INT	ERFACE (Figur	re 3)	·			
SCLK Frequency	f SCLK				7	MHz
SCLK Clock Period	t _{CP}		140			ns
SCLK Pulse-Width High	tсн		60			ns
SCLK Pulse-Width Low	t _{CL}		60			ns
CS Fall to SCLK Rise Setup	tcss		60			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold	tcsh		0			ns
DIN to SCLK Setup	t _{DS}		40			ns
DIN Hold after SCLK	tDH		0			ns
SCLK Rise to $\overline{\text{CS}}$ Fall Delay	tCS0		15			ns
CS Rise to SCLK Rise Hold	tCS1		60			ns
CS Pulse-Width High	tcsw		150			ns
Write NV Register Busy Time	tBUSY				12	ms
UP/DOWN DIGITAL INTERFAC	E (Figure 8)		•			
CS to INC Setup	tCI		25			ns
INC High to U/D Change	t _{ID}		20			ns
U/D to INC Setup	tDI		25			ns
INC Low Period	t _{IL}		25			ns
INC High Period	tıн		25			ns
INC Inactive to CS Inactive	tıc		50			ns
CS Deselect Time (Store)	t _{CPH}		50			ns
INC Cycle Time	tcyc		50			ns
INC Active to CS Inactive	tıĸ		50			ns
Wiper Store Cycle	twsc				12	ms

Note 1: 100% production tested at $T_A = +25^{\circ}C$ and $T_A = +85^{\circ}C$. Guaranteed by design to $T_A = -40^{\circ}C$.

Note 2: The DNL and INL are measured with the device configured as a voltage-divider with H = V_{DD} and L = V_{SS}. The wiper terminal (W) is unloaded and measured with a high-input-impedance voltmeter.

Note 3: The DNL_R and INL_R are measured with D.N.C. unconnected and $L = V_{SS} = 0V$. For $V_{DD} = +5V$, the wiper terminal is driven with a source current of $I_W = 80\mu A$ for the $50k\Omega$ device and $400\mu A$ for the $10k\Omega$ device. For $V_{DD} = +3V$, the wiper terminal is driven with a source current of $40\mu A$ for the $50k\Omega$ device and $200\mu A$ for the $10k\Omega$ device.


Note 4: The wiper resistance is measured using the source currents given in Note 3.

Note 5: The device draws higher supply current when the digital inputs are driven with voltages between (V_{DD} - 0.5V) and (V_{GND} + 0.5V). See Supply Current vs. Digital Input Voltage in the *Typical Operating Characteristics*.

Note 6: Wiper settling test condition uses the voltage-divider configuration with a 10pF load on W. Transition code from 00000 00000 to 01111 01111 and measure the time from CS going high to the wiper voltage settling to within 0.5% of its final value.

MAX5481–MAX5484 10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers


(V_{DD} = 5.0V, V_{SS} = 0V, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics

 $(V_{DD} = 5.0V, V_{SS} = 0V, T_A = +25^{\circ}C, unless otherwise noted.)$

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers



MAX5481-MAX5484 **10-Bit, Nonvolatile, Linear-Taper Digital** Potentiometers



TEMPERATURE (°C)

Typical Operating Characteristics (continued)

 $(V_{DD} = 5.0V, V_{SS} = 0V, T_A = +25^{\circ}C, unless otherwise noted.)$

Maxim Integrated


TEMPERATURE (°C)


DIGITAL INPUT VOLTAGE (V)


10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers


Typical Operating Characteristics (continued)

(Circuit of Figure 1, $T_A = +25^{\circ}$ C, unless otherwise noted.)











WIPER RESPONSE vs. FREQUENCY















VARIABLE-RESISTOR TEMPERATURE COEFFICIENT vs. CODE



Maxim Integrated

8

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

Pin Description

(MAX5481/MAX5482 Voltage-Dividers)

PIN			FUNCTION
TQFN	TSSOP	NAME	FUNCTION
1	12	Н	High Terminal
2	11	W	Wiper Terminal
3	10	L	Low Terminal
4–7, 15	7, 8, 9, 13	N.C.	No Connection. Not internally connected.
8, 16	14	V _{SS}	Negative Power-Supply Input. For single-supply operation, connect V _{SS} to GND. For dual- supply operation, -2.5V \leq V _{SS} \leq -0.2V as long as (V _{DD} - V _{SS}) \leq +5.25V. Bypass V _{SS} to GND with a 0.1µF ceramic capacitor as close to the device as possible.
9	6	SPI/UD	Interface-Mode Select. Select serial SPI interface when $SPI/\overline{UD} = 1$. Select serial up/down interface when $SPI/\overline{UD} = 0$.
			Serial SPI Interface Data Input (SPI/UD = 1)
10	5	DIN(U/D)	Up/Down Control Input (SPI/ \overline{UD} = 0). With DIN(U/ \overline{D}) low, a high-to-low SCLK(\overline{INC}) transition decrements the wiper position. With DIN(U/ \overline{D}) high, a high-to-low SCLK(\overline{INC}) transition increments the wiper position.
			Serial SPI Interface Clock Input (SPI/UD = 1)
11	4	SCLK(INC)	Wiper-Increment Control Input (SPI/ $\overline{\text{UD}}$ = 0). With $\overline{\text{CS}}$ low, the wiper position moves in the direction determined by the state of DIN(U/ $\overline{\text{D}}$) on a high-to-low transition.
12	3	CS	Active-Low Digital Input Chip Select
13	2	GND	Ground
14	1	V _{DD}	Positive Power-Supply Input (+2.7V \leq V _{DD} \leq +5.25V). Bypass V _{DD} to GND with a 0.1µF ceramic capacitor as close to the device as possible.
_		EP	Exposed Pad (TQFN Only). Externally connect EP to V_{SS} or leave unconnected.

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers


Pin Description (continued)

PIN		NAME	FUNCTION
TQFN	TSSOP	NAME	FUNCTION
4–7, 15	7, 8, 9, 13	N.C.	No Connection. Not internally connected.
1	12	D.N.C.	Do Not Connect. Leave unconnected for proper operation.
2	11	W	Wiper Terminal
3	10	L	Low Terminal
8, 16	14	V _{SS}	Negative Power-Supply Input. For single-supply operation, connect V _{SS} to GND. For dual- supply operation, -2.5V \leq V _{SS} \leq -0.2V as long as (V _{DD} - V _{SS}) \leq 5.25V. Bypass V _{SS} to GND with a 0.1µF ceramic capacitor as close to the device as possible.
9	6	SPI/UD	Interface-Mode Select. Select serial SPI interface when $SPI/\overline{UD} = 1$. Select serial up/down interface when $SPI/\overline{UD} = 0$.
			Serial SPI Interface Data Input (SPI/UD = 1)
10	5	DIN(U/D)	Up/Down Control Input (SPI/ \overline{UD} = 0). With DIN(U/ \overline{D}) low, a high-to-low SCLK(\overline{INC}) transition decrements the wiper position. With DIN(U/ \overline{D}) high, a high-to-low SCLK(\overline{INC}) transition increments the wiper position.
			Serial SPI Interface Clock Input (SPI/UD = 1)
11	4	SCLK(INC)	Wiper Increment Control Input (SPI/ $\overline{\text{UD}}$ = 0). With $\overline{\text{CS}}$ low, the wiper position moves in the direction determined by the state of DIN(U/ $\overline{\text{D}}$) on a high-to-low transition.
12	3	CS	Active-Low Digital Input Chip Select
13	2	GND	Ground
14	1	V _{DD}	Positive Power-Supply Input (+2.7V \leq V _{DD} \leq +5.25V). Bypass V _{DD} to GND with a 0.1µF ceramic capacitor as close to the device as possible.
_	_	EP	Exposed Pad (TQFN Only). Externally connect EP to V_{SS} or leave unconnected.


(MAX5483/MAX5484 Variable Resistors)

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

Functional Diagrams



10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers



_Functional Diagrams (continued)

Detailed Description

The MAX5481/MAX5482 linear programmable voltagedividers and the MAX5483/MAX5484 variable resistors feature 1024 tap points (10-bit resolution) (see the *Functional Diagrams*). These devices consist of multiple strings of equal resistor segments with a wiper contact that moves among the 1024 points through a pin-selectable 3-wire SPI-compatible serial interface or up/down interface. The MAX5481/MAX5483 provide a total end-to-end resistance of 10k Ω , and the MAX5482/MAX5484 have an end-to-end resistance of 50k Ω . The MAX5481/MAX5482 allow access to the high, low, and wiper terminals for a standard voltagedivider configuration.

MAX5481/MAX5482 Programmable Voltage-Dividers

The MAX5481/MAX5482 programmable voltagedividers provide a weighted average of the voltage between the H and L inputs at the W output. Both devices feature 10-bit resolution and provide up to 1024 tap points between the H and L voltages. Ideally, the V_L voltage occurs at the wiper terminal (W) when all data bits are zero and the V_H voltage occurs at the wiper terminal when all data bits are one. The step size (1 LSB) voltage is equal to the voltage applied across terminals H and L divided by 2¹⁰. Calculate the wiper voltage V_W as follows:

$$V_{W}(D) = D\left[\frac{V_{HL-}(|V_{FSE}| + |V_{ZSE}|)}{1023}\right] + V_{L} + |V_{ZSE}|$$

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers




Figure 1. Resistance from W to H vs. Code ($10k\Omega$ Voltage-Divider)

where D is the decimal equivalent of the 10 data bits written (0 to 1023), V_{HL} is the voltage difference between the H and L terminals:

$$V_{FSE} = FSE\left[\frac{V_{HL}}{1024}\right]$$
, and
 $V_{ZSE} = ZSE\left[\frac{V_{HL}}{1024}\right]$

The MAX5481 includes a total end-to-end resistance value of $10k\Omega$ while the MAX5482 features an end-toend resistance value of $50k\Omega$. These devices are not intended to be used as a variable resistor. Wiper current creates a nonlinear voltage drop in series with the wiper. To ensure temperature drift remains within specifications, do not pull current through the voltage-divider wiper. Connect the wiper to a high-impedance node. Figures 1 and 2 show the behavior of the MAX5481's resistance from W to H and from W to L. This does not apply to the variable-resistor devices

MAX5483/MAX5484 Variable Resistors The MAX5483/MAX5484 provide a programmable resistance between W and L. The MAX5483 features a total end-to-end resistance value of $10k\Omega$, while the MAX5484 provides an end-to-end resistance value of $50k\Omega$. The programmable resolution of this resistance is equal to the nominal end-to-end resistance divided by 1024 (10-bit resolution). For example, each nominal segment resistance is 9.8Ω and 48.8Ω for the MAX5483 and the MAX5484, respectively.




Figure 2. Resistance from W to L vs. Code (10k Ω Voltage-Divider)

CODE (DECIMAL)	MAX5483 (10kΩ DEVICE)	MAX5484 (50kΩ DEVICE)
	R_{WL} (Ω)	R wL (Ω)
0	70	110
1	80	160
512	5070	25,110
1023	10,070	50,110

Table 1. RwL at Selected Codes

The 10-bit data in the 10-bit latch register selects a wiper position from the 1024 possible positions, resulting in 1024 values for the resistance from W to L. Calculate the resistance from W to L (R_{WL}) by using the following formula:

$$R_{WL}(D) = \frac{D}{1023} \times R_{W-L} + R_Z$$

where D is decimal equivalent of the 10 data bits written, R_{W-L} is the nominal end-to-end resistance, and R_Z is the zero-scale error. Table 1 shows the values of R_{WL} at selected codes for the MAX5483/MAX5484.

Digital Interface

Configure the MAX5481–MAX5484 by a pin-selectable, 3-wire, SPI-compatible serial data interface or an up/down interface. Drive SPI/UD high to select the 3wire SPI-compatible interface. Pull SPI/UD low to select the up/down interface.

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

Table 2. Command Decoding*

CLOCK EDGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	 24
Bit Name	_	_	C1	C0	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	_	
Write Wiper Register	0	0	0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	 Х
Copy Wiper Register to NV Register	0	0	1	0	0	0	0	0	_		_	_	_	_	_	_	_	_	_	 _
Copy NV Register to Wiper Register	0	0	1	1	0	0	0	0	_			_	_	_	_	_	_	_		 _

*D9 is the MSB and D0 is the LSB.

X = Don't care.




Figure 3. SPI-Compatible Serial-Interface Timing Diagram (SPI/ $\overline{UD} = 1$)

SPI-Compatible Serial Interface

Drive SPI/UD high to enable the 3-wire SPI-compatible serial interface (see Figure 3). This write-only interface contains three inputs: chip select (\overline{CS}), data in (DIN(U/ \overline{D})), and data clock (SCLK(\overline{INC})). Drive \overline{CS} low to load the data at DIN(U/ \overline{D}) synchronously into the shift register on each SCLK(\overline{INC}) rising edge.

The WRITE command (C1, C0 = 00) requires 24 clock cycles to transfer the command and data (Figure 4a). The COPY commands (C1, C0 = 10 or 11) use either eight clock cycles to transfer the command bits (Figure 4b) or 24 clock cycles with the last 16 data bits disregarded by the device.

After loading the data into the shift register, drive \overline{CS} high to latch the data into the appropriate control register. Keep \overline{CS} low during the entire serial data stream to avoid corruption of the data. Table 2 shows the command decoding.

Write Wiper Register

Data written to this register (C1, C0 = 00) controls the wiper position. The 10 data bits (D9–D0) indicate the position of the wiper. For example, if $DIN(U/\overline{D}) = 00\ 0000$ 0000, the wiper moves to the position closest to L. If $DIN(U/\overline{D}) = 11\ 1111\ 1111$, the wiper moves closest to H.

This command writes data to the volatile random access memory (RAM), leaving the NV register unchanged. When the device powers up, the data stored in the NV register transfers to the wiper register, moving the wiper to the stored position. Figure 5 shows how to write data to the wiper register.

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers




Figure 4. Serial SPI-Compatible Interface Format




Figure 5. Write Wiper Register Operation

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

Table 3. Truth Table

CS	DIN(U/D)	SCLK(INC)	w
L	L	\downarrow	Decrement
L	Н	\downarrow	Increment
L	Х	↑	No Change
н	Х	Х	No Change
\downarrow	Х	Х	No Change
\uparrow	Х	L	Position Not Stored
\uparrow	Х	Н	Position Stored

 \uparrow = Low-to-high transition.

↓ = High-to-low transition.

X = Don't care.

Copy Wiper Register to NV Register

The copy wiper register to NV register command (C1, C0 = 10) stores the current position of the wiper to the NV register for use at power-up. Figure 6 shows how to copy data from wiper register to NV register. The operation takes up to 12ms (max) after \overline{CS} goes high to complete and no other operation should be performed until completion.

Copy NV Register to Wiper Register

The copy NV register to wiper register (C1, C0 = 11) restores the wiper position to the current value stored in the NV register. Figure 7 shows how to copy data from the NV register to the wiper register.

Digital Up/Down Interface

Figure 8 illustrates an up/down serial-interface timing diagram. In digital up/down interface mode (SPI/UD = 0), the logic inputs \overline{CS} , DIN(U/D), and SCLK(INC) control the wiper position and store it in nonvolatile memory (see Table 3). The chip-select (\overline{CS}) input enables the serial interface when low and disables the interface when high. The position of the wiper is stored in the nonvolatile register when \overline{CS} transitions from low to high while SCLK(INC) is high.

When the serial interface is active (\overline{CS} low), a high-tolow (falling edge) transition on SCLK(\overline{INC}) increments or decrements the internal 10-bit counter depending on the state of DIN(U/ \overline{D}). If DIN(U/ \overline{D}) is high, the wiper increments. If DIN(U/ \overline{D}) is low, the wiper decrements.

The device stores the value of the wiper position in the nonvolatile memory when $\overline{\text{CS}}$ transitions from low to high while SCLK($\overline{\text{INC}}$) is high. The host system can disable




Figure 6. Copy Wiper Register to NV Register Operation




Figure 7. Copy NV Register to Wiper Register Operation

the serial interface and deselect the device without storing the latest wiper position in the nonvolatile memory by keeping SCLK(INC) low while taking CS high.

Upon power-up, the MAX5481–MAX5484 load the value of nonvolatile memory into the wiper register, and set the wiper position to the value last stored.

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

Standby Mode

The MAX5481–MAX5484 feature a low-power standby mode. When the device is not being programmed, it enters into standby mode and supply current drops to 0.5μ A (typ).

Nonvolatile Memory

The internal EEPROM consists of a nonvolatile register that retains the last value stored prior to power-down. The nonvolatile register is programmed to midscale at the factory. The nonvolatile memory is guaranteed for 50 years of wiper data retention and up to 200,000 wiper write cycles.

Power-Up

Upon power-up, the MAX5481–MAX5484 load the data stored in the nonvolatile wiper register into the volatile wiper register, updating the wiper position with the data stored in the nonvolatile wiper register.

Applications Information

The MAX5481–MAX5484 are ideal for circuits requiring digitally controlled adjustable resistance, such as LCD contrast control (where voltage biasing adjusts the display contrast), or programmable filters with adjustable gain and/or cutoff frequency.

Positive LCD Bias Control

Figures 9 and 10 show an application where a voltagedivider or a variable resistor is used to make an adjustable, positive LCD-bias voltage. The op amp provides buffering and gain to the voltage-divider network made by the programmable voltage-divider (Figure 9) or to a fixed resistor and a variable resistor (see Figure 10).

Programmable Gain and Offset Adjustment

Figure 11 shows an application where a voltage-divider and a variable resistor are used to make a programmable gain and offset adjustment.




Figure 8. Up/Down Serial-Interface Timing Diagram (SPI/ $\overline{UD} = 0$)

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers




Figure 9. Positive LCD Bias Control Using a Voltage-Divider




Figure 10. Positive LCD Bias Control Using a Variable Resistor

Programmable Filter

Figure 12 shows the configuration for a 1st-order programmable filter using two variable resistors. Adjust R2 for the gain and adjust R3 for the cutoff frequency. Use the following equations to estimate the gain (G) and the 3dB cutoff frequency (f_C):






Figure 11. Programmable Gain/Offset Adjustment





$$G = 1 + \left(\frac{R1}{R2}\right)$$
$$f_{C} = \frac{1}{2\pi \times R3 \times C}$$

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

END-TO-END PART CONFIGURATION **RESISTANCE (kΩ)** MAX5481ETE Voltage-divider 10 MAX5481EUD Voltage-divider 10 MAX5482ETE Voltage-divider 50 50 MAX5482EUD Voltage-divider MAX5483ETE Variable resistor 10 MAX5483EUD Variable resistor 10 MAX5484ETE Variable resistor 50 MAX5484EUD Variable resistor 50

Selector Guide


Ordering Information (continued)

PART	PIN-PACKAGE	TOP MARK
MAX5482ETE+	16 TQFN-EP*	ACQ
MAX5482EUD+	14 TSSOP	—
MAX5483ETE+	16 TQFN-EP*	ACR
MAX5483EUD+	14 TSSOP	—
MAX5484ETE+	16 TQFN-EP*	ACS
MAX5484EUD+	14 TSSOP	

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Pin Configurations (continued)



Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP	T1633F+3	<u>21-0136</u>	<u>90-0033</u>
14 TSSOP	U14+1	<u>21-0066</u>	<u>90-0113</u>

10-Bit, Nonvolatile, Linear-Taper Digital Potentiometers

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
3	12/07	Updated Table 3	16
4	4/10	Updated Ordering Information, Absolute Maximum Ratings, and Figure 8	1, 2, 17



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

20

© 2010 Maxim Integrated

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc.