TABLE OF CONTENTS

FEATURES SUMMARY	1
Figure 1. 32-pin, DIP Package	1
SUMMARY DESCRIPTION	4
Figure 2. Logic Diagram	4
Table 1. Signal Names Subscription	
Figure 3. DIP Connections	5
Figure 4. Block Diagram	5
OPERATION MODES	6
Table 2. Operating Modes	6
READ	6
Figure 5. Memory READ Cycle	6
WRITE	
Figure 6. Memory WRITE Cycle 1	7
Figure 7. Memory WRITE Cycle 2	
Table 3. Memory AC Characteristics, M48T248Y	9
Table 4. Memory AC Characteristics, M48T248V Data Retention Mode	10
Data Retention Mode	11
PHANTOM CLOCK OPERATION.	
Figure 8. Comparison Register Definition	12
Clock Register Information	13
Clock Accuracy	13
AM-PM/12/24 Mode	
Oscillator and Reset Bits	
Zero Bits	13
Table 5. Phantom Clock Register Map	
Figure 9. Phantom Clock READ Cycle	
Figure 10.Phantom Clock WRITE Cycle	
Figure 11.Phantom Clock Reset	
Table 6. Phantom Clock AC Characteristics (M48T248Y).	
Table 7. Phantom Clock AC Characteristics (M48T248V).	16
MAXIMUM RATING	
Table 8. Absolute Maximum Ratings	17
DC AND AC PARAMETERS	
Table 9. DC and AC Measurement Conditions	
Figure 12.AC Testing Load Circuit	
Table 10. Capacitance	
Table 11. DC Characteristics	
Figure 13.Power Down/Up Mode AC Waveforms	20

57

Table 12. Power Down/Up Trip Points DC Characteristics 20
PACKAGE MECHANICAL INFORMATION
Figure 14.PMDIP32 – 32-pin Plastic Module DIP, Package Outline
Table 13. PMDIP32 – 32-pin Plastic Module DIP, Package Mechanical Data 21
PART NUMBERING
Table 14. Ordering Information Example. 22
REVISION HISTORY
Table 15. Document Revision History

obsolete Product(s). Obsolete Product(s)



SUMMARY DESCRIPTION

The M48T248Y/V TIMEKEEPER[®] RAM is a 128Kbit x 8 non-volatile static RAM and real time clock organized as 131,072 words by 8 bits. The special DIP package provides a fully integrated battery back-up memory and real time clock solution. In the event of power instability or absence, a self-contained battery maintains the timekeeping operation and provides power for a CMOS static RAM. Control circuitry monitors V_{CC} and invokes write protection to prevent data corruption in the memory and RTC.

The clock keeps track of tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The last day of the month is

Figure 2. Logic Diagram



automatically adjusted for months with less than 31 days, including leap year correction.

The clock operates in one of two formats:

- a 12-hour mode with an AM/PM indicator; or
- a 24-hour mode

The M48T248Y/V is a 32-pin (PM) DIP module that integrates the RTC, the battery, and SRAM in one package.

The modules are shipped in plastic, anti-static tubes (see Table 14., page 22).

A0–A16	Address Input
RST	Reset Input
CE	Chip Enable
ŌĒ	Output Enable Input
WE	WRITE Enable Input
DQ0-DQ7	Data Inputs/Outputs
Vcc	Supply Voltage Input
V _{SS}	Ground

Table 1. Signal Names





57

OPERATION MODES

Table 2. Operating Modes

Mode	V _{CC}	CE	ŌĒ	WE	DQ7-DQ0	Power
Deselect		VIH	Х	Х	High-Z	Standby
WRITE	4.5V to 5.5V	VIL	Х	VIL	D _{IN}	Active
READ	or 3.0V to 3.6V	VIL	VIL	VIH	D _{OUT}	Active
READ		VIL	V _{IH}	V _{IH}	High-Z	Active
Deselect	select V_{SO} to V_{PFD} (min) ⁽¹⁾		х	х	High-Z	CMOS Standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	х	High-Z	Battery Back-Up

Note: $X = V_{IH}$ or V_{IL} ; V_{SO} = Battery Back-up Switchover Voltage 1. See Table 12., page 20 for details.

READ

A READ cycle executes whenever WRITE Enable (WE) is high and Chip Enable (\overline{CE}) is low (see Figure 5.). The distinct address defined by the 19 address inputs (A0-A18) specifies which of the 512K bytes of data is to be accessed. Valid data will be accessed by the eight data output drivers within the specified Access Time (t_{ACC}) after the last ad-

dress input signal is stable, the \overline{CE} and \overline{OE} access times, and their respective parameters are satisfied. When \overline{CE} t_{ACC} and \overline{OE} t_{ACC} are not satisfied, then data access times must be measured from the more recent \overline{CE} and \overline{OE} signals, with the limiting parameter being t_{CO} (for \overline{CE}) or t_{OE} (for \overline{OE}) instead of address access.

A7

Figure 5. Memory READ Cycle



Note: $\overline{\text{WE}}$ is high for a READ cycle.

WRITE

WRITE Mode (see Figure 6. and Figure 7., page 8) occurs whenever CE and WE signals are low (after address inputs are stable). The most recent falling edge of CE and WE will determine when the WRITE cycle begins (the earlier, rising edge of CE or WE determines cycle termination). All address inputs must be kept stable throughout

the WRITE cycle. WE must be high (inactive) for a minimum recovery time (t_{WR}) before a subsequent cycle is initiated. The OE control signal should be kept high (inactive) during the WRITE cycles to avoid bus contention. If CE and OE are low (active), WE will disable the outputs for Output Data WRITE Time (t_{ODW}) from its falling edge.

Figure 6. Memory WRITE Cycle 1



- Note: 1. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during a WRITE cycle, the output buffers remain in a high impedance state. 2. If the \overline{CE} low transition occurs simultaneously with or later than the \overline{WE} low transition in WRITE Cycle 1, the output buffers remain in a high impedance state during this period.
- 3. If the ČE high transition occurs simultaneously with the WE high transition, the output buffers remain in a high impedance state during this period. 3050lete



Figure 7. Memory WRITE Cycle 2



Note: 1. OE = V_H or V_H. If OE = V_H during a WRITE cycle, the output buffers remain in a high impedance state.
2. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.



Symbol		- (1)	M48T2		
		Parameter ⁽¹⁾	Min	Max	Unit
t _{AVAV}	t _{RC}	READ Cycle Time	70		ns
t _{AVQV}	t _{ACC}	Access Time		70	ns
tELQV	tco	Chip Enable Low to Output Valid		70	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid		35	ns
t _{ELQX} t _{GLQX}	tCOE	Chip Enable or Output Enable Low to Output Transition	5		ns
t _{AXQX}	tOH	Output Hold from Address Change	5		ns
t _{EHQZ} t _{GHQZ}	t _{OD} ⁽²⁾	Chip Enable or Output Enable High to Output Hi-Z		25	ns
t _{WLQZ}	t _{ODW} ⁽²⁾	Output Hi-Z from WE		25	ns
t _{AVAV}	t _{WC}	WRITE Cycle Time	70		ns
t _{WLWH} t _{ELEH}	t _{WP} ⁽³⁾	WE, CE Pulse Width	50	AUCL	ns
t _{AVEL} t _{AVWL}	t _{AW}	Address Setup Time	00	0	ns
t _{EHAX}	t _{WR1}	WRITE Recovery Time	15		ns
t _{WHAX}	t _{WR2}	Address Hold Time from WE	0		ns
t _{WHQX}	tOEW	Output Active from WE	5		ns
t _{DVEH} t _{DVWH}	t _{DS} ⁽⁴⁾	Data Setup Time	30		ns
twhdx	t _{DH1} ⁽⁴⁾	Data Hold Time from WE	0		ns
t _{EHDX}	t _{DH2} ⁽⁴⁾	Data Hold Time from CE	10		ns

Table 3. Memory AC Characteristics, M48T248Y

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. These parameters are sampled with a 5 pF load are not 100% tested.
3. twp is specified as the logical AND of CE and WE. twp is measured from the latter of CE or WE going low to the earlier of CE or WE going high.
4. t_{DH} and t_{DS} are measured from the earlier of CE or WE going high.

Josolete



Symbol		- (1)	M48T2		
		Parameter ⁽¹⁾	Min	Max	Unit
t _{AVAV}	t _{RC}	READ Cycle Time	85		ns
t _{AVQV}	t _{ACC}	Access Time		85	ns
t _{ELQV}	tco	Chip Enable Low to Output Valid		85	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid		45	ns
t _{ELQX} t _{GLQX}	tCOE	Chip Enable or Output Enable Low to Output Transition	5		ns
t _{AXQX}	tон	Output Hold from Address Change	5		ns
t _{EHQZ} t _{GHQZ}	t _{OD} ⁽²⁾	Chip Enable or Output Enable High to Output Hi-Z		35	ns
t _{WLQZ}	t _{ODW} ⁽²⁾	Output Hi-Z from WE		30	ns
t _{AVAV}	t _{WC}	WRITE Cycle Time	85	.	Cns
twLwH	t _{WP1} ⁽³⁾	WRITE Enable Pulse Width	65	$\cdot \cdot C$	ns
t _{ELEH}	t _{WP2}	Chip Enable Pulse Width	75	94	ns
t _{AVEL} t _{AVWL}	t _{AW}	Address Setup Time	0		ns
t _{EHAX}	t _{WR1} ⁽⁴⁾	WRITE Recovery Time	15		ns
t _{WHAX}	t _{WR2} ⁽⁴⁾	Address Hold Time from WE	5		ns
t _{WHQX}	tOEW	Output Active from WE	5		ns
t _{DVEH} t _{DVWH}	t _{DS} ⁽⁵⁾	Data Setup Time	35		ns
t _{WHDX}	t _{DH1} ⁽⁵⁾	Data Hold Time from WE	0		ns
t _{EHDX}	t _{DH2} (5)	Data Hold Time from CE	15		ns

Table 4. Memory AC Characteristics, M48T248V

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. These parameters are sampled with a 5 pF load are not 100% tested.
3. t_{WP} is specified as the logical AND of CE and WE. t_{WP} is measured from the latter of CE or WE going low to the earlier of CE or WE going high.
4. t_{WR} is a function of the latter occurring edge of WE or CE.
5. t_{DH} and t_{DS} are measured from the earlier of CE or WE going high.

)050'



Data Retention Mode

Data can be read or written only when V_{CC} is greater than V_{PFD}. When V_{CC} is below V_{PFD} (the point at which write protection occurs), the clock registers and the SRAM are blocked from any access. When V_{CC} falls below the Battery Switch Over threshold (V_{SO}), the device is switched from V_{CC} to battery backup (V_{BAT}). RTC operation and SRAM data are maintained via battery backup until power is stable. All control, data, and address signals must be powered down when V_{CC} is powered down.

The lithium power source is designed to provide power for RTC activity as well as RTC and RAM

PHANTOM CLOCK OPERATION

Communication with the Phantom Clock is established by pattern recognition of a serial bit-stream of 64 bits which must be matched by executing 64 consecutive WRITE cycles containing the proper data on DQ0.

All accesses which occur prior to recognition of the 64-bit pattern are directed to memory.

After recognition is established, the next 64 READ or WRITE cycles either extract or update data in the clock while disabling the memory.

Data transfer to and from the timekeeping function is accomplished with a serial bit-stream under control of Chip Enable (\overline{CE}), Output Enable (\overline{OE}), and WRITE Enable (\overline{WE}). Initially, a READ cycle using the CE and OE control of the clock starts the pattern recognition sequence by moving the pointer to the first bit of the 64-bit comparison register (see Figure 8., page 12).

Next, 64 consecutive WRITE cycles are executed using the CE and WE control of the device. These 64 WRITE cycles are used only to gain access to the clock. Therefore, any address to the memory is acceptable. However, the WRITE cycles generated to gain access to the Phantom Clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set data retention when V_{CC} is absent or unstable. The capability of this source is sufficient to power the device continuously for the life of the equipment into which it has been installed. For specification purposes, life expectancy is ten (10) years at 25°C with the internal oscillator running without V_{CC}. Each unit is shipped with its energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{PFD}, the energy source is enabled for battery backup operation. The actual life expectancy will be much longer if no battery energy is used (e.g., when V_{CC} is present).

aside just one address location in RAM as a Phantom Clock scratch pad.

When the first WRITE cycle is executed, it is compared to Bit 1 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next WRITE cycle.

If a match is not found, the pointer does not advance and all subsequent WRITE cycles are ignored. If a READ cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 WRITE cycles as described above until all of the bits in the comparison register have been matched. With a correct match for 64-bits, the Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the Phantom Clock to either receive or transmit data on DQ0, depending on the level of the \overline{OE} pin or the \overline{WE} pin. Cycles to other locations outside the memory block can be interleaved with \overline{CE} cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom Clock.

57



Figure 8. Comparison Register Definition

Note: The odds of this pattern being accidentally duplicated and sending aberrant entries to the RTC is less than 1 in 10¹⁹. This pattern is sent to the clock LSB to MSB.

12/24

57

Clock Register Information

Clock information is contained in eight registers of 8 bits, each of which is sequentially accessed one (1) bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the clock registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These READ/WRITE registers are defined in the clock register map (see Table 5.).

Data contained in the clock registers is in Binary Coded Decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all eight registers, starting with Bit 0 of Register 0 and ending with Bit 7 of Register 7.

Clock Accuracy

The RTC is guaranteed to keep time accuracy to with ± 1 minute per month at 25°C. The clock is factory-tuned with special calibration elements, and does not require additional calibration. Moderate temperature deviation will have a negligible effect in most applications.

AM-PM/12/24 Mode

Bit 7 of the hours register is defined as the 12-hour or 24-hour mode select bit. When it is high, the 12-hour mode is selected. In the 12-hour mode, Bit 5 is the AM/PM bit with the logic high being "PM." In the 24-hour mode, Bit 5 is the second 10-hour bit (20-23 hours).

Oscillator and Reset Bits

Bits 4 and 5 of the day register are used to control the reset and oscillator functions. Bit 4 controls the reset pin input. When the reset bit is set to logic '1,' the Reset Input pin is ignored. When the reset bit logic is set to '0,' a low input on the reset pin will cause the device to abort data transfer without changing data in the timekeeping registers. Reset operates independently of all other inputs. Bit 5 controls the oscillator. When set to logic '0,' the oscillator turns on and the RTC/calendar begins to increment.

Zero Bits

Registers 1, 2, 3, 4, 5, and 6 contain one (1) or more bits that will always read logic '0.' When writing to these locations, either a logic '1' or '0' is acceptable.

	S									Range
Register	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format	
0		0.1 Seconds			-	0.01 S	econds		Seconds	00-99
1	0	10 Seconds			Seconds			Seconds	00-59	
2	0	10 Minutes			Minutes			Minutes	00-59	
3	12/24	0	10 / A/P	Hrs	Ho	Hours (24 Hour Format)		Hours	01-12/ 00-23	
4	0	0	OSC	RST	0 Day of the Week		Day	01-7		
5	0	0	10 0	date	Date: Day of the Month		Date	01-31		
6	0	0	0	10M	Month		Month	01-12		
7		10 Y	ears			Ye	ear		Year	00-99

Table 5. Phantom Clock Register Map

Keys: A/P = AM/PM Bit

 $\frac{12/24}{OSC} = 12 \text{ or } 24\text{-hour mode Bit}$

RST = Reset Bit

0 = Must be set to '0'



Figure 9. Phantom Clock READ Cycle







Figure 11. Phantom Clock Reset



57

Symbol		mbol Parameter ⁽¹⁾		Тур	Max	Unit
t _{AVAV}	t _{RC}	READ Cycle Time	65			ns
tELQV	t _{CO}	CE Access Time			55	ns
t _{GLQV}	t _{OE}	OE Access Time			55	ns
t _{ELQX}	tCOE	CE to Output Low Z	5			ns
tGLQX	tOEE	OE to Output Low Z	5			ns
t _{EHQZ}	t _{OD} ⁽²⁾	CE to Output High Z			25	ns
t _{GHQZ}	t _{ODO} ⁽²⁾	OE to Output High Z			25	ns
	t _{RR}	READ Recovery	10			ns
tavav	twc	WRITE Cycle Time	65			ns
twlwh	twe ⁽³⁾	WRITE Pulse Width	55			ns
t _{EHAX}	t _{WR} ⁽⁴⁾	WRITE Recovery	10		×	ns
t _{DVEH}	t _{DS} ⁽⁵⁾	Data Setup Time	30		7/100	ns
t _{WHDX}	t _{DH1} (5)	Data Hold Time from WE	0		0.	ns
t _{EHDX}	t _{DH2} (5)	Data Hold Time from CE	0	- 81		ns
t _{ELEH}	t _{CW}	CE Pulse Width	55	C		ns
	t _{RST}	RST Pulse Width	65			ns

Table 6. Phantom Clock AC Characteristics (M48T248Y)

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. These parameters are sampled with a 5 pF load and are not 100% tested.
3. t_{WP} is specified as the logical AND of CE and WE. t_{WP} is measured from the latter of CE or WE going low to the earlier of CE or WE going high.

4. t_{WR} is a function of the latter occurring edge of \overline{WE} or \overline{CE} . er of CE

5. t_{DH} and t_{DS} are measured from the earlier of \overline{CE} or \overline{WE} going high.



Syn	nbol	Parameter ⁽¹⁾	Parameter ⁽¹⁾ Min		Max	Unit
t _{AVAV}	t _{RC}	READ Cycle Time	85			ns
t _{ELQV}	tco	CE Access Time			85	ns
t _{GLQV}	t _{OE}	OE Access Time			85	ns
tELQX	tCOE	CE to Output Low Z	5			ns
t _{GLQX}	tOEE	OE to Output Low Z	5			ns
t _{EHQZ}	top ⁽²⁾	CE to Output High Z			30	ns
t _{GHQZ}	t _{ODO} ⁽²⁾	OE to Output High Z			30	ns
	t _{RR}	READ Recovery	20			ns
t _{AVAV}	t _{WC}	WRITE Cycle Time	85			ns
twLwH	t _{WP} ⁽³⁾	WRITE Pulse Width	60			ns
t _{EHAX}	t _{WR} ⁽⁴⁾	WRITE Recovery	20		×	ns
t _{DVEH}	t _{DS} ⁽⁵⁾	Data Setup Time	35		71702	ns
t _{WHDX}	t _{DH1} ⁽⁵⁾	Data Hold Time from WE	0		0	ns
t _{EHDX}	t _{DH2} ⁽⁵⁾	Data Hold Time from CE	0	- PV		ns
t _{ELEH}	t _{CW}	CE Pulse Width	65	KO		ns
	t _{RST}	RST Pulse Width	85			ns

Table 7. Phantom Clock AC Characteristics (M48T248V)

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. These parameters are sampled with a 5 pF load and are not 100% tested.
3. t_{WP} is specified as the logical AND of CE and WE. t_{WP} is measured from the latter of CE or WE going low to the earlier of CE or WE going high.

57

er of Receptoduction 4. t_{WR} is a function of the latter occurring edge of \overline{WE} or \overline{CE} .

5. t_{DH} and t_{DS} are measured from the earlier of \overline{CE} or \overline{WE} going high.

MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect de-Refer also to vice reliability. the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter		Value	Unit
TA	Operating Temperature		0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} , Oscillator Off)		-40 to 85	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds		260	°C
Vac	V _{CC} Supply Voltage (on any pin relative to Ground)	M48T248Y	-0.3 to +7.0	V
v CC		M48T248V	-0.3 to +4.6	V
V _{IO}	Input or Output Voltages	Input or Output Voltages		vS1
lo	Output Current		20	mA
PD	Power Dissipation		1	w

Table 8. Absolute Maximum Ratings

Note: 1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). ., t . while in the obsolete production No preheat above 150°C, or direct exposure to IR reflow (or IR preheat) allowed, to avoid damaging the Lithium battery.

CAUTION! Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up Mode.



DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 9. DC and AC Measurement Conditions

to 5.5V o 70°C 00pF ≤ 5ns to 3V 1.5V 9., page 18).	3.0 to 3.6V 0 to 70°C 50pF ≤ 5ns 0 to 3V 1.5V
00pF ≤ 5ns to 3V 1.5V	50pF ≤ 5ns 0 to 3V
s 5ns to 3V 1.5V	≤ 5ns 0 to 3V
to 3V 1.5V	0 to 3V
1.5V	
	1.5V
9., page 18).	*(2)
eteP	roon
	lete,

Figure 12. AC Testing Load Circuit



Note: 50pF for M48T248V.

Table 10. Capacitance

Symbol	Parameter ^(1,2)	Min	Мах	Unit
CIN	Input Capacitance		10	pF
C _{IO} ⁽³⁾	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 5V. Sampled only; not 100% tested.

2. At 25°C, f = 1MHz.

3. Outputs were deselected.

Image: Condition (1) Min Typ Max Min Typ Max Min Typ Max ILI (2) Input Leakage Current $0V \le V_{IN} \le V_{CC}$ 1 ± 1 1 ± 1 $\mu \mu$ ILO Output Leakage Current $0V \le V_{OUT} \le V_{CC}$ 1 ± 1 1 ± 1 $\mu \mu$ ICC1 Supply Current $0V \le V_{OUT} \le V_{CC}$ 1 ± 1 1 ± 1 $\mu \mu$ ICC2 Supply Current (TTL $\overline{CE} = V_{IH}$ 1 85 10 5 77 $m_{eeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee$	Sym Parameter Condition(1) Typ Max Min	nput Leakage Current Dutput Leakage Current Supply Current Supply Current (TTL Standby) (CC Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage	Condition ⁽¹⁾ $0V \le V_{IN} \le V_{CC}$ $0V \le V_{OUT} \le V_{CC}$ $\overline{CE} = V_{IH}$ $\overline{CE} = V_{CCI} - 0.2$	-0.3	Тур 5	Max ±1 5		Тур 5	±1 ±1 50 7	Uni μA μA mA mA
Min Typ Max Min Typ Max Min Typ Max $I_{LI}^{(2)}$ Input Leakage Current $0V \le V_{IN} \le V_{CC}$ 1 ± 1 1 ± 1 ± 1 ± 1 ± 1 $\mu \mu$ I_{LO} Output Leakage Current $0V \le V_{OUT} \le V_{CC}$ 1 ± 1 ± 1 $\mu \mu$ I_{CC1} Supply Current $0V \le V_{OUT} \le V_{CC}$ 1 ± 1 ± 1 $\mu \mu$ I_{CC2} Supply Current (TTL $\overline{CE} = V_{IH}$ 1 85 10 5 77 m I_{CC3} V_{CC} Power Supply $\overline{CE} = V_{CCI} - 0.2$ 3 5 10 2 3 m $V_{IL}^{(3)}$ Input Low Voltage $\overline{CE} = V_{CCI} - 0.2$ 3 0.8 -0.3 2.8 0.8 -0.3 0.8 -0.3 2.8 0.4 $\sqrt{V_{CC} + 0.3}$ <th>Min Typ Max Min Typ Max Min Typ Max $I_{LI}^{(2)}$ Input Leakage Current $0V \le V_{IN} \le V_{CC}$ 1 ± 1 1 ± 1 ± 1 1 ± 1 μ I_{LO} Output Leakage Current $0V \le V_{OUT} \le V_{CC}$ 1 ± 1 1 ± 1 μ I_{CC1} Supply Current $0V \le V_{OUT} \le V_{CC}$ 1 85 1 1 ± 1 μ I_{CC2} Supply Current (TTL Standby) $\overline{CE} = V_{IH}$ 1 5 10 1 5 7 m I_{CC3} V_{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 10 2 3 m $V_{IL}^{(3)}$ Input Low Voltage $\overline{CE} = V_{CCI} - 0.2$ 3 0.8 -0.3 2.8 0.4 $V_{CC} + 0.3$ 0.4</th> <th>Dutput Leakage Current Supply Current Supply Current (TTL Standby) (CC Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage</th> <th>$0V \le V_{IN} \le V_{CC}$$0V \le V_{OUT} \le V_{CC}$$\overline{CE} = V_{IH}$$\overline{CE} = V_{CCI} - 0.2$</th> <th>-0.3</th> <th>5</th> <th>±1 ±1 85 10 5</th> <th></th> <th>5</th> <th>±1 ±1 50 7</th> <th>μA mA mA</th>	Min Typ Max Min Typ Max Min Typ Max $I_{LI}^{(2)}$ Input Leakage Current $0V \le V_{IN} \le V_{CC}$ 1 ± 1 1 ± 1 ± 1 1 ± 1 μ I_{LO} Output Leakage Current $0V \le V_{OUT} \le V_{CC}$ 1 ± 1 1 ± 1 μ I_{CC1} Supply Current $0V \le V_{OUT} \le V_{CC}$ 1 85 1 1 ± 1 μ I_{CC2} Supply Current (TTL Standby) $\overline{CE} = V_{IH}$ 1 5 10 1 5 7 m I_{CC3} V_{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 10 2 3 m $V_{IL}^{(3)}$ Input Low Voltage $\overline{CE} = V_{CCI} - 0.2$ 3 0.8 -0.3 2.8 0.4 $V_{CC} + 0.3$ 0.4	Dutput Leakage Current Supply Current Supply Current (TTL Standby) (CC Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage	$0V \le V_{IN} \le V_{CC}$ $0V \le V_{OUT} \le V_{CC}$ $\overline{CE} = V_{IH}$ $\overline{CE} = V_{CCI} - 0.2$	-0.3	5	±1 ±1 85 10 5		5	±1 ±1 50 7	μA mA mA
ILOOutput Leakage Current $0V \le V_{OUT} \le V_{CC}$ ± 1 ± 1 ± 1 $\mu \mu$ ICC1Supply Current $0V \le V_{OUT} \le V_{CC}$ ± 1 85 50 m.ICC2Supply Current (TTL Standby) $\overline{CE} = V_{IH}$ 5 10 5 7 m.ICC3 V_{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 2 3 m $V_{IL}^{(3)}$ Input Low Voltage -0.3 0.8 -0.3 0.6 V_{V} V_{0L} Output Low Voltage $I_{OL} = 2.0$ mA 0.4 0.4 0.4 V_{V} V_{OH} Output High Voltage $I_{OH} = -1.0$ mA 2.4 2.4 0.4 V_{V} $V_{PFD}^{(3)}$ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V_{V}	ILOOutput Leakage Current $0V \le V_{OUT} \le V_{CC}$ ± 1 ± 1 ± 1 μ ICC1Supply Current \cdots \cdots $\otimes 5$ 50 mICC2Supply Current (TTL Standby) $\overline{CE} = V_{IH}$ 5 10 5 7 mICC3 V_{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 2 3 m $V_{IL}^{(3)}$ Input Low Voltage -0.3 0.8 -0.3 0.6 V $V_{IH}^{(3)}$ Input High Voltage $I_{OL} = 2.0$ mA 0.4 0.4 0.4 V V_{OH} Output High Voltage $I_{OH} = -1.0$ mA 2.4 2.4 0.4 V_{V} $V_{PFD}^{(3)}$ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	Dutput Leakage Current Supply Current Supply Current (TTL Standby) (CC Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage	$0V \le V_{OUT} \le V_{CC}$ $\overline{CE} = V_{IH}$ $\overline{CE} = V_{CCI} - 0.2$			±1 85 10 5			±1 50 7	μA mA mA
ICC1 Supply Current ICE ICE Standby ICE Standby ICE VIH ICE Standby ICE VIH ICE ICE Standby ICE ICE Standby ICE ICE Standby ICE ICE <thice< th=""> <thice< th=""> ICE<</thice<></thice<>	ICC1 Supply Current ICE ICE Supply Current (TTL ICE VIL ICE VIL ICE VIL ICE VIL ICE VIL ICE VIL ICE ICE ICE ICE ICE ICE ICE ICE ICE VIL ICE	Supply Current Supply Current (TTL Standby) CCC Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage	$\overline{CE} = V_{IH}$ $\overline{CE} = V_{CCI} - 0.2$			85 10 5	0.2		50 7	mA mA
ICC2 Supply Current (TTL Standby) $\overline{CE} = V_{IH}$ 5 10 5 7 m. ICC3 V _{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 2 3 m. V _{IL} ⁽³⁾ Input Low Voltage $\overline{CE} = V_{CCI} - 0.2$ 3 0.8 -0.3 0.6 V V _{IL} ⁽³⁾ Input Low Voltage -0.3 0.8 -0.3 2.2 V _{CC} + 0.3 2.2 V _{CC} + 0.3 0.6 V V _{OL} Output Low Voltage $I_{OL} = 2.0 \text{ mA}$ 0.4 0.4 0.4 V V _{OH} Output High Voltage $I_{OH} = -1.0 \text{ mA}$ 2.4 2.86 2.97 V	ICC2 Supply Current (TTL Standby) $\overline{CE} = V_{IH}$ 5 10 5 7 m. ICC3 V _{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 2 3 m. V _{IL} ⁽³⁾ Input Low Voltage $\overline{CE} = V_{CCI} - 0.2$ 3 0.8 -0.3 0.6 V V _{IL} ⁽³⁾ Input Low Voltage -0.3 0.8 -0.3 2.2 V _{CC} + 0.3 2.2 V _{CC} + 0.3 0.6 V V _{OL} Output Low Voltage I _{OL} = 2.0 mA 0.4 0.4 0.4 V V _{OH} Output High Voltage I _{OH} = -1.0 mA 2.4 2.4 2.86 2.97 V	Supply Current (TTL Standby) (_{CC} Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage	$\overline{\text{CE}} = \text{V}_{\text{CCI}} - 0.2$			10 5	0.2		7	mA
ICC2 Standby) CE = VIH 5 10 5 7 III. ICC3 V_{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 2 3 m. $V_{IL}^{(3)}$ Input Low Voltage -0.3 0.8 -0.3 0.6 V $V_{IH}^{(3)}$ Input High Voltage 2.2 $V_{CC} + 0.3$ 2.2 $V_{CC} + 0.3$ 0.6 V V_{OL} Output Low Voltage $I_{OL} = 2.0 \text{ mA}$ 0.4 0.4 0.4 V V_{OH} Output High Voltage $I_{OH} = -1.0 \text{ mA}$ 2.4 2.4 V V $V_{PFD}^{(3)}$ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	ICC2 Standby) CE = VIH 5 10 5 7 Integration ICC3 V_{CC} Power Supply Current $\overline{CE} = V_{CCI} - 0.2$ 3 5 2 3 m $V_{IL}^{(3)}$ Input Low Voltage -0.3 0.8 -0.3 0.8 -0.3 0.6 V $V_{IH}^{(3)}$ Input High Voltage 2.2 $V_{CC} + 0.3$ 2.2 $V_{CC} + 0.3$ 0.4 0.4 V V_{OL} Output Low Voltage $I_{OL} = 2.0 \text{ mA}$ 0.4 0.4 V V V_{OH} Output High Voltage $I_{OH} = -1.0 \text{ mA}$ 2.4 2.4 V V $V_{PFD}^{(3)}$ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	Standby) / _{CC} Power Supply Current nput Low Voltage nput High Voltage Dutput Low Voltage	$\overline{\text{CE}} = \text{V}_{\text{CCI}} - 0.2$			5	0.2			
ICC3 Current CE = $V_{CCI} - 0.2$ 3 5 2 3 min $V_{IL}^{(3)}$ Input Low Voltage -0.3 0.8 -0.3 0.8 -0.3 0.6 V $V_{IH}^{(3)}$ Input High Voltage 2.2 $V_{CC} + 0.3$ 2.2 $V_{CC} + 0.3$ V V_{OL} Output Low Voltage $I_{OL} = 2.0 \text{ mA}$ 0.4 0.4 V V_{OH} Output High Voltage $I_{OH} = -1.0 \text{ mA}$ 2.4 V V $V_{PFD}^{(3)}$ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	ICC3 Current CE = $V_{CCI} - 0.2$ 3 5 2 3 m $V_{IL}^{(3)}$ Input Low Voltage -0.3 0.8 -0.3 0.8 -0.3 0.6 V $V_{IH}^{(3)}$ Input High Voltage 2.2 $V_{CC} + 0.3$ 2.2 $V_{CC} + 0.3$ V V_{OL} Output Low Voltage $I_{OL} = 2.0 \text{ mA}$ 0.4 0.4 V V_{OH} Output High Voltage $I_{OH} = -1.0 \text{ mA}$ 2.4 V V $V_{PFD}^{(3)}$ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	Current nput Low Voltage nput High Voltage Dutput Low Voltage			3		0.2	2	3	mA
V _{IH} ⁽³⁾ Input High Voltage 2.2 V _{CC} + 0.3 2.2 V _{CC} + 0.3 0.4 V _{OL} Output Low Voltage $I_{OL} = 2.0 \text{ mA}$ 0.4 0.4 0.4 0.4 V _{OH} Output High Voltage $I_{OH} = -1.0 \text{ mA}$ 2.4 2.4 0.4 0.4 V _{PFD} ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	V _{IH} ⁽³⁾ Input High Voltage 2.2 V _{CC} + 0.3 2.2 V _{CC} + 0.3 2.2 V _{CC} + 0.3 0.4 0.	nput High Voltage Dutput Low Voltage	I _{OL} = 2.0 mA			0.8	0.2			
VOL Output Low Voltage IOL = 2.0 mA 0.4 0.4 0.4 V VOH Output High Voltage IOH = -1.0 mA 2.4 V V VPFD ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	VOL Output Low Voltage IOL = 2.0 mA 0.4 0.4 0.4 V VOH Output High Voltage IOH = -1.0 mA 2.4 V V VPFD ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	Dutput Low Voltage	I _{OL} = 2.0 mA	2.2			-0.5		0.6	V
V _{OH} Output High Voltage I _{OH} = -1.0 mA 2.4 2.4 V V _{PFD} ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	V _{OH} Output High Voltage I _{OH} = -1.0 mA 2.4 2.4 V V _{PFD} ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V		I _{OL} = 2.0 mA			V _{CC} + 0.3	2.2		V _{CC} + 0.3	V
V _{PFD} ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	V _{PFD} ⁽³⁾ Power Fail Deselect 4.25 4.37 4.50 2.80 2.86 2.97 V	Output High Voltage				0.4			0.4	V
			I _{OH} = -1.0 mA	2.4			2.4		C//	V
VSO ⁽³⁾ Battery Back-up Switchover VBAT 2.5 V Iote: 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. RST (Pin 1) has an internal pull-up resistor. 3. All voltages are referenced to Ground.	VSO ⁽³⁾ Battery Back-up Switchover VBAT 2.5 V Iote: 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. RST (Pin 1) has an internal pull-up resistor. 3. All voltages are referenced to Ground.	ower Fail Deselect		4.25	4.37	4.50	2.80	2.86	2.97	V
 Iote: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. RST (Pin 1) has an internal pull-up resistor. 3. All voltages are referenced to Ground. 	lote: 1. Valid for Ambient Operating Temperature: T _A = 0 to 70°C; V _{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. RST (Pin 1) has an internal pull-up resistor. 3. All voltages are referenced to Ground.	Battery Back-up Switchover			V _{BAT}		25	2.5		V
	ductles			0	05	نر				
	sol		ete Prod	ete Product(s)	ete Product(s)	ete Producils)	ete Product(s)	ete Product(s)	ete Producils)	ete Producils)

Table 11. DC Characteristics





Figure 13. Power Down/Up Mode AC Waveforms

Table 12. Power Down/Up Trip Points DC Characteristics

able 12. Powe	ble 12. Power Down/Up Trip Points DC Characteristics							
Symbol	Parameter ⁽¹⁾	Min	Max	Unit				
^t REC	V _{PFD} (max) to CE low	1.5	2.5	ms				
tF	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μS				
t _{FB}	VPFD (min) to VSO VCC Fall Time	10		μS				
t _R	VPFD (min) to VPFD (max) VCC Rise Time	0		μS				
tPD	CE High to Power-Fail	0		μS				
t _{DR} ⁽²⁾	Expected Data Retention Time	10		Years				

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.5$ to 5.5V or 3.0 to 3.6V (except where noted).

2. At 25°C, V_{CC} = 0V; the expected t_{DR} is defined as cumulative time in the absence of V_{CC} with the clock oscillator running. obsolete

57

PACKAGE MECHANICAL INFORMATION



Figure 14. PMDIP32 – 32-pin Plastic Module DIP, Package Outline

Note: Drawing is not to scale.

Table 13. PMDIP32 – 32-pin Plastic Module DIP, Package Mechanical Data

Symb	mm			inches			
Symb	Тур	Min	Max	Тур	Min	Max	
A		9.27	9.52		0.365	0.375	
A1	/	0.38	-		0.015	-	
В	15	0.43	0.59		0.017	0.023	
С		0.20	0.33		0.008	0.013	
D		42.42	43.18		1.670	1.700	
E		18.03	18.80		0.710	0.740	
e1		2.29	2.79		0.090	0.110	
e3		34.29	41.91		1.350	1.650	
eA		14.99	16.00		0.590	0.630	
L L		3.05	3.81		0.120	0.150	
s		1.91	2.79		0.075	0.110	
N		32			32		

57

PART NUMBERING

Table 14. Ordering Information Example



TR = Tape & Reel

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

57

REVISION HISTORY

Table 15. Document Revision History

Date	Version	Revision Details
June 2001	1.0	First Issue
28-Mar-03	2.0	v2.2 template applied; test condition updated (Table 12)
22-Feb-05	3.0	Reformatted; IR reflow update (Table 8)

obsolete Product(s) - Obsolete Product(s)



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

A7/