

"Spansion, Inc." and "Cypress Semiconductor Corp." have merged together to deliver high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. The new company "Cypress Semiconductor Corp." will continue to offer "Spansion, Inc." products to new and existing customers.

## **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

## **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please yearly the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypres Coducts and solutions. Not Recommended for





# Am29F080B

# 8 Megabit (1 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory

## DISTINCTIVE CHARACTERISTICS

- 5.0 V  $\pm$  10%, single power supply operation
  - Minimizes system level power requirements
- Manufactured on 0.32 µm process technology
  - Compatible with 0.5 µm Am29F080 device
- High performance
  - Access times as fast as 55 ns
- **■** Low power consumption
  - 25 mA typical active read current
  - 30 mA typical program/erase current
  - 1 μA typical standby current (standard access time to active mode)
- **■** Flexible sector architecture
  - 16 uniform sectors of 64 Kbytes each
  - Any combination of sectors can be erased.
  - Supports full chip erase
  - Group sector protection:

A hardware method of locking sector group to prevent any program or erase operations within that sector group

Temporary Sector Group Unprotectallows code changes in previously locked sectors

## **■** Embedded Algorithms

- Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
- Embedded Program algorithm automatically writes and verifies bytes at specified addresses

# ■ Minimum 1,000,000 program/erase cycles per sector guaranteed

- 20-year data retention at 125° C
  - Reliable operation for the life of the system
- Package options
  - 40-pin TSOP
  - 44-pin SO

## ■ Compatible with DEC standards

- Pinout and software compatible with single-power-supply Flash standard
- Superprinadvertent write protection
- Data# Polling and toggle bits

Provides a software method of detecting program or erase cycle completion

## Ready/Busy# output (RY/BY#)

 Provides a hardware method for detecting program or erase cycle completion

## **■** Erase Suspend/Erase Resume

- Suspends a sector erase operation to read data from, or program data to, a non-erasing sector, then resumes the erase operation
- Hardware reset pin (RESET#)
  - Resets internal state machine to the read mode
- **■** Command sequence optimized for mass storage
  - Specific addresses not required for unlock cycles

This Data Sheet states AMD's current technical specifications regarding the Product described herein. This Data Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.

Publication# 21503 Rev: G Amendment: 8 Issue Date: November 11, 2009



## **GENERAL DESCRIPTION**

The Am29F080B is an 8 Mbit, 5.0 volt-only Flash memory organized as 1,048,576 bytes. The 8 bits of data appear on DQ0–DQ7. The Am29F080B is offered in 40-pin TSOP and 44-pin SO packages. This device is designed to be programmed in-system with the standard system 5.0 volt V<sub>CC</sub> supply. A 12.0 volt V<sub>PP</sub> is not required for program or erase operations. The device can also be programmed in standard EPROM programmers.

This device is manufactured using AMD's 0.32 µm process technology, and offers all the features and benefits of the Am29F080, which was manufactured using 0.5 µm process technology.

The standard device offers access times of 55, 70 and 90 ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention, the device has separate chip enable (CE#), write enable (WE#), and output enable (OE#) controls.

The device requires only a **single 5.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal addrithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed)

before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V<sub>CC</sub> detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved via programming equipment.

The **Erase Suspend** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The system can place the device into the **standby mode**. Power consumption is greatly reduced in this mode.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.



# TABLE OF CONTENTS

Product Selector Guide	
Block Diagram	
Connection Diagrams	
Pin Configuration	. 6
Logic Symbol	.6
Ordering Information	.7
Device Bus Operations	.8
Table 1. Am29F080B Device Bus Operations	8
Requirements for Reading Array Data	8
Writing Commands/Command Sequences	8
Program and Erase Operation Status	8
Standby Mode	9
RESET#: Hardware Reset Pin	9
Output Disable Mode	
Table 1. Am29F080B Sector Address Table	.10
Autoselect Mode	10
Table 2. Am29F080B Autoselect Codes (High Voltage Method)	.10
Sector Group Protection/Unprotection	
Table 3. Sector Group Addresses	.11
Temporary Sector Group Unprotect	11
Figure 1. Temporary Sector Group Unprotect Operation	.11
Hardware Data Protection	12
Low V <sub>CC</sub> Write Inhibit	
Write Pulse "Glitch" Protection	
Logical Inhibit	
Power-Up Write Inhibit	
Command Definitions	
Reading Array Data	
Reset Command	
Autoselect Command Sequence	1
Byte Program Command Sequence	18
Figure 2. Program Operation	.13
Chip Erase Command Sequence	13
Sector Erase Command Sequence	14
Erase Suspend/Erase Resume Commands	14
Figure 3. Erase Operation	.15
Command Definitions	16
Figure 2. Program Command Sequence Figure 2. Program Operation Chip Erase Command Sequence Sector Erase Command Sequence Erase Suspend/Erase Resume Commands Figure 3. Erase Operation Command Definitions Table 4. Am29F080B Command Definitions	.16
Write Operation Status DQ7: Data# Polling	17
DQ7: Data# Polling	17
Figure 4. Data# Polling Algorum  RY/BY#: Ready/Busy#	.17
DQ6: Toggle Bit I	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	
Figure 5. Toggle Bit Algorithm	
Table 5. Write Operation Status	
Absolute Maximum Ratings	
Figure 5. Maximum Negative Overshoot WaveformFigure 7. Maximum Negative Overshoot Waveform	
i iguie 7. ivianiiliuiti ivegalive Ovelstiooli vvaveloitti	۱ ک.

Operating Ranges	
DC Characteristics	
TTL/NMOS Compatible	
CMOS Compatible	
Test Conditions	
Figure 8. Test Setup	
Table 2. Test Specifications	
Key to Switching Waveforms	
Read-only Operations	
Figure 9. Read Operation Timings	
Hardware Reset (RESET#)	
Figure 10. RESET# Timings	
Erase and Program Operations	
Figure 11. Program Operation Timings	
Figure 12. Chip/Sector Erase Operation Timings	. 28
Figure 13. Data# Polling Timings (Quring Embedded Algorithms)	. 29
Figure 14. Toggle Bit Timings (During Embedded Algorithms)	. 29
Figure 13. Data# Polling Timings (During Embedded Algorithms) Figure 14. Toggle Bit Timings (During Embedded Algorithms) Figure 15. DQ2 vs. DQ6 Temporary Sector Unprotect	. 30
Temporary Sector Unprotect	. 30
Figure 16. Temporary Sector Group Unprotect Timing Diagram  Erase and Program Operations	
Alternate CE#Controlled Writes	
Figure 17 # ternate CE# Controlled Write Operation Timings	
Erase and Programming Performance	33
Latchup Characteristic	
TSOP and SO Pin Capacitance	
Data Retention	
hysical Dimensions	
SO 044—44-Pin Small Outline Package	
TS 040—40-Pin Standard Thin Small Outline Package	. 35
Revision Summary	36
Revision A (July 1997)	. 36
Revision B (January 1998)	. 36
Revision C (January 1998)	
Revision D (May 1998)	
Revision E (January 1999)	
Revision E+1 (March 23, 1999)	
Revision E+2 (April 9, 1999)	
Revision F (November 15, 1999)	
Revision F+1 (May 18, 2000)	
Revision G (December 4, 2000)	
Revision G+1 (January 3, 2002)	
Revision G+2 (June 14, 2004)	
Revision G3 (December 22, 2005)	
Revision G4 (May 19, 2006)	
	$\sim$
Revision G5 (November 1, 2006)	
Revision G6 (March 3, 2009)	. 37
	. 37 . 37




## **PRODUCT SELECTOR GUIDE**

Family Part Number		Am29F080B		
Speed Option	$V_{CC} = 5.0 \text{ V} \pm 5\%$	-55		
Speed Option	$V_{CC} = 5.0 \text{ V} \pm 10\%$		-70	-90
Max Access Time, ns (t <sub>ACC</sub> )		55	70	90
Max CE# Access, ns (t <sub>CE</sub> )		55	70	90
Max OE# Access, ns (t <sub>OE</sub> )		30	30	40


Note: See the "AC Characteristics" section for more information.


## **BLOCK DIAGRAM**





## **CONNECTION DIAGRAMS**







## PIN CONFIGURATION

A0-A19 20 Addresses

DQ0-DQ7 =8 Data Inputs/Outputs

CE# Chip Enable WE# Write Enable OE# Output Enable

RESET# Hardware Reset Pin, Active Low

RY/BY# Ready/Busy Output

 $V_{CC}$ = +5.0 V single power supply


> (see Product Selector Guide for device speed ratings and voltage

supply tolerances)

**Device Ground**  $V_{SS}$ 

NC Pin Not Connected Internally

## LOGIC SYMBOL




Wot Recommended for New Design



## ORDERING INFORMATION

## **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Valid Cor	mbinations	V <sub>CC</sub> Voltage
AM29F080B-55	EI, EF	5.0 V ± 5%
AM29F080B-70	SI, SF	
AM29F080B-90	EI, EF, EE, EK SI, SF, SE, SK	5.0 V ± 10
	40t Res	coll.

## **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## **DEVICE BUS OPERATIONS**

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of

the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. Am29F080B Device Bus Operations
--

Operation	CE#	OE#	WE#	RESET#	A0-A19	DQ0-DQ7
Read	L	L	Х	Н	A <sub>IN</sub>	D <sub>OUT</sub>
Write	L	Η	L	Н	A <sub>IN</sub>	D <sub>IN</sub>
TTL Standby	Н	Х	Х	Н	Х	HIGH Z
CMOS Standby	V <sub>CC</sub> ±0.3 V	Х	Х	V <sub>CC</sub> ±0.3	Х	HIGH Z
Output Disable	L	Н	Н	HS.	Х	HIGH Z
Hardware Reset	Х	Х	Х	<b>V</b> ∟	Х	HIGH Z
Temporary Sector Group Unprotect (See Note)	Х	Х	Х	N V <sub>ID</sub>	A <sub>IN</sub>	Х

## Legend:

 $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ ,  $D_{OUT} = Data Out$ ,  $D_{IN} = Data In$ ,  $A_{IN} = Address In$ , X = Don't Care. See DC Characteristics for voltage levels.

Note: See the sections on Sector Group Protection and Temporary Sector Unprotect for more information.

Requirements for Reading Array Data

sectors of memory), the system mutual sectors of memory.

To read array data from the outputs, the system must drive the CE# and OE# pins to  $V_{IL}$ . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins WD# should remain at V<sub>IH</sub>.

The internal state machine is set for reading array data upon device power-up, diafter a hardware reset. This ensures that no spulious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to the Read Operations Timings diagram for the timing waveforms. I<sub>CC1</sub> in the DC Characteristics table represents the active current specification for reading array data.

## Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing

sectors of memory), the system must drive WE# and CE# to  $V_{II}$ , and OE# to  $V_{IH}$ .

An erase operation can erase one sector, multiple sectors, or the entire device. The Sector Address Tables indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. See the Command Definitions section for details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7-DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information.

I<sub>CC2</sub> in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

## **Program and Erase Operation Status**

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I<sub>CC</sub> read specifications apply. Refer to "Write Operation



Status" for more information, and to each AC Characteristics section in the appropriate data sheet for timing diagrams.

## Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when CE# and RESET# pins are both held at  $V_{CC} \pm 0.5 \text{ V}$ . (Note that this is a more restricted voltage range than V<sub>IH</sub>.) The device enters the TTL standby mode when CE# and RESET# pins are both held at VIH. The device requires standard access time (t<sub>CE</sub>) for read access when the device is in either of these standby modes, before it is ready to read data.

The device also enters the standby mode when the RE-SET# pin is driven low. Refer to the next section, "RE-SET#: Hardware Reset Pin".

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

In the DC Characteristics tables,  $I_{\text{CC3}}$  represents the standby current specification.

## **RESET#: Hardware Reset Pin**

The RESET# pin provides a hardware method of reset ting the device to reading array data. When the system drives the RESET# pin low for at least a period of t<sub>RP</sub> the device **immediately terminates** any conation in progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at VII, the device enters the TTL standby mode; if RESET# is held at VSS ± 0.5 V, the device enters the CMOS standby mode.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t<sub>READY</sub> (during the edded Algorithms). The system can thus moniton RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program of erase operation is not executing (RY/BY# pin (a"1"), the reset operation is completed within a time of t<sub>READY</sub> (not during Embedded Algorithms) The system can read data t<sub>RH</sub> after the RE-SET# pin returns to V<sub>IH</sub>.

cameters and timing diagram. to the AC Characteristics tables for RESET# pa-

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in the high impedance state.

Table 1. Am29F080B Sector Address Table

Sector	A19	A18	A17	A16	Address Range
SA0	0	0	0	0	000000h-00FFFFh
SA1	0	0	0	1	010000h-01FFFFh
SA2	0	0	1	0	020000h-02FFFFh
SA3	0	0	1	1	030000h-03FFFFh
SA4	0	1	0	0	040000h-04FFFFh
SA5	0	1	0	1	050000h-05FFFFh
SA6	0	1	1	0	060000h-06FFFh
SA7	0	1	1	1	070000h-07FFFh
SA8	1	0	0	0	080000h-08FFFFh
SA9	1	0	0	1	090000h-09FFFFh
SA10	1	0	1	0	0A0000h-0AFFFFh
SA11	1	0	1	1	0B0000h_0BFFFFh
SA12	1	1	0	0	0C0000n-0CFFFh
SA13	1	1	0	1	0D00000-0DFFFFh
SA14	1	1	1	0	050000h-0EFFFFh
SA15	1	1	1	1	0F0000h-0FFFFh

Note: All sectors are 64 Kbytes in size.

## **Autoselect Mode**

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed by system through the command register.

When using programming equipment, the autoselect mode requires  $V_{\text{ID}}$  (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Autoselect Codes (High Voltage Method) table. In addition, when verifying section protection, the sector ad-

dress must appear on the appropriate highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require  $V_{\text{ID}}$ . See "Command Definitions" for details on using the autoselect mode.

Table 2. Am29F080B Autoselect Codes (High Voltage Method)

Description	CE#	OE#	WE#	A19 to A12	A11 to A10	<b>A</b> 9	A8 to A7	<b>A</b> 6	A5 to A2	<b>A</b> 1	Α0	DQ7 to DQ0
Manufacturer ID: AMD	L	L	Н	Х	Х	$V_{ID}$	Х	L	Х	L	L	01h
Device ID: Am29F080B	L	L	Н	Х	Х	$V_{ID}$	Х	L	Х	L	Н	D5h
Soctor Group												01h (protected)
Sector Group Protection Verification	L	L	Н	SGA	Х	V <sub>ID</sub>	Х	L	Х	Н	L	00h (unprotected)

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ , SGA = Sector Group Address, X = Don't care.

Note: The system may also autoselect information in-system via the command register. See Table 4.



## **Sector Group Protection/Unprotection**

The hardware group sector protection feature disables both program and erase operations in any sector group. Each sector group consists of two adjacent sectors. Table 3 shows how the sectors are grouped, and the address range that each sector group contains. The hardware sector group unprotection feature re-enables both program and erase operations in previously protected sector groups.

Sector group protection/unprotection must be implemented using programming equipment. The procedure requires a high voltage (V<sub>ID</sub>) on address pin A9 and the control pins. Details on this method are provided in a supplement, listed in publication number 19945. Contact an AMD representative to obtain a copy of the appropriate document.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sector groups at its factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine whether a sector group is protected or unprotected. See "Autoselect Mode" for details.

Table 3. Sector Group Addresses

Sector Group	A19	A18	A17	Sectors
SGA0	0	0	0	SA0-SA1
SGA1	0	0	1	SA2-SA3
SGA2	0	1	0	SA4-SA5
SGA3	0	1	1	SA6-SA7
SGA4	1	0	0	SA8-SA9
SGA5	1	0	1	SA10-SA11
SGA6	1	1	0	SA12-SA13
SGA7	1	1	1	SA14-SA15


SA10–SA11

O SA12–SA13

1 1 SA14–SA15

remporary Sector Group Unprotect

This feature allows temporary unprotection of previously protected sector groups to change data in System. The Sector Group Unprotect mode is a composite of the sector group of the RESET# pin to V<sub>ID</sub>. During the RESET# pin to V<sub>ID</sub>. During the reased by selecting the sector group of the sec Once V<sub>ID</sub> is removed from the SET# pin, all the previously protected sector groups are protected again. Figure 1 shows the algorithm, and the Temporary Sector Coup Unprotect diagram shows the timing waveforms, for this feature.



- 1. All protected sector groups unprotected.
- 2. All previously protected sector groups are protected once again.

Figure 1. Temporary Sector Group Unprotect Operation

## **Hardware Data Protection**

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to the Command Definitions table). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V<sub>CC</sub> power-up and power-down transitions, or from system noise.

## Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the

proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

## Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

## Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE# =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

## **Power-Up Write Inhibit**

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

## COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched of the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams. The "AC Characteristics" section.

## **Reading Array Data**

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erasesuspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/ Erase Resume Commands" for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Cherations" section for more information. The Read Operations table provides the read parameters, and Read Operation Timings diagram shows the timing diagram.

# Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

## **Autoselect Command Sequence**

The autoselect command sequence allows the host system to access the manufacturer and devices codes,

and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This method is an alternative to that shown in the Autoselect Codes (High Voltage Method) table, which is intended for PROM programmers and requires  $V_{\text{ID}}$  on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in returns 01h if that sector is protected, or 00h if it is unprotected. Refer to the Sector Address tables for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.


## **Byte Program Command Sequence**

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provided internally generated program pulses and verify the programmed cell margin. The Command Definitions take shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm's complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See "Write" peration Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the programming operation. The program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set DQ5 to "1", or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".



**Note:** See the appropriate Command Definitions table for program command sequence.

Figure 2. Program Operation

## **Chip Erase Command Sequence**

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip Erase command se-

quence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 3 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.

## **Sector Erase Command Sequence**

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erass time-out of 50 µs begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector great buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50  $\mu s$ , otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 µs, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the op-

eration. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to "Write Operation Status" for information on these status bits.

Figure 3 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector Erase Operations Timing diagram for timing waveforms.

## **Erase Suspend/Erase Resume Commands**

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data is, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.


When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20  $\mu$ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.



Not Recommended. the appropriate Command Definitions table for erase command sequence.

See "DQ3: Sector Erase Timer" for more information.

Figure 3. Erase Operation

## **Command Definitions**

Table 4. Am29F080B Command Definitions

						Bus C	ycles (N	lotes 2-5	5)				
Command Sequence		First		Sec	Second		Third		rth	Fifth		Sixth	
(Note 1)	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 3)	1	RA	RD										
Reset (Note 4)	1	XXX	F0										
Autoselect Manufacturer ID	4	555	AA	2AA	55	555	90	X00	01				
Autoselect Device ID	4	555	AA	2AA	55	555	90	X01	D5				
Autoselect Sector Group Protect Verify (Note 5)	4	555	AA	2AA	55	555	90	SGA X02	00	10			
Byte Program	4	555	AA	2AA	55	555	A0	PA	res	9			
Chip Erase	6	555	AA	2AA	55	555	80	556	AA	2AA	55	555	10
Sector Erase	6	555	AA	2AA	55	555	80	<b>53</b> 5	AA	2AA	55	SA	30
Erase Suspend (Note 6)	1	XXX	В0				1	<i>5</i> "					
Erase Resume (Note 7)	1	XXX	30			7 40							

## Legend:

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the VE# or CE# pulse.

PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# pulse.

SA = Address of the sector to be erased. Address bits A19—A16 uniquely select any sector.

SGA = Address of the sector group to be verified.

## Notes:

- All values are in hexadecimal
- 2. See Table 1 for descriptions of bus operations.
- No unlock or command cycles required when device is in read mode.
- 4. The Reset command is required to return to the read mode when the device is in the autoselect mode or if DQ5 goes high.
- 5. The data is 00h for an unprotected sector group and 01h for a protected sector group. The complete bus address in the fourth cycle is composed of the sector group address (A19-A17), A1 = 1, and A0 = 0.
- Read and program functions in non-erasing sectors are allowed in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 7. The Erase Resume command is valid only during the Erase Suspend mode.
- Unless otherwise noted, address bits A19–A11 are don't care.

**DATA SHEET** 

## WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 5 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

## DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to provalid status
address falls within a
aff Polling on DQ7 is active for aparray data.


During the Embedded Erase algorithm, Data# Polling
produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase
Suspend mode, Data# Polling produces a "4"
This is analogous to the complemental escribed for the Emberorase function. gramming during Erase Suspend. When the

erase function changes all the bits in a sector to "1"; prior to this, the device outputs the 'complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 µs, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7-DQ0 on the following read cycles. This is because DQ7 may change asynchronously with DQ0-DQ6 while Output Enable (OE#) is asserted low. The Data# Polling Timings (During Embedded Algorithms) figure in the "AC Characteristics" section illustrates this.

Table 5 shows the outputs for Data# Polling on DQ7. Figure 4 shows the Data# Polling algorithm.



## Notes:

- 1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 4. Data# Polling Algorithm

## RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to  $V_{\rm CC}$ .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 5 shows the outputs for RY/BY#. The timing diagrams for read, reset, program, and erase shows the relationship of RY/BY# to other signals.

## DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# of CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected DQ6 toggles for approximately 100 µs, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm classes the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DG6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 2 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

The Write Operation Status table shows the outputs for Toggle Bit I on DQ6. Refer to Figure 5 for the toggle bit algorithm, and to the Toggle Bit Timings figure in the "AC Characteristics" section for the timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.

## DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus coth status bits are required for sector and mode information. Refer to Table 5 to compare outputs for DQ2 and DQ6.

Figure 5 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Refer to the Toggle Bit Timings figure for the toggle bit timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical form.

## Reading Toggle Bits DQ6/DQ2

Refer to Figure 5 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and



the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 5).

## **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.


The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." Only an erase operation can change

DQ: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erace timer does not apply to the chip erase command.) If a tional sectors are selected for erasure, but also applies after each additional when the timer witches from "C" the erase time the sector erace timer does not apply to the chip erase command.) If a sector erace timer does not apply to the chip erase command.) If a sector erace timer does not apply to the chip erase command.) If a sector erace timer does not apply to the chip erase command. If a sector erace timer does not apply to the chip erase command. If a sector erace timer does not apply to the chip erace command.) If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace timer does not apply to the chip erace command. If a sector erace timer does not apply to the chip erace timer does not ap if the system can guarantee that the time between additional sector erase commands will always be less than 50 µs. See also the Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector

erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 5 shows the outputs for DQ3.



## Notes:

- 1. Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

Figure 5. Toggle Bit Algorithm

Table 5. Write Operation Status

	Operation	DQ7 (Note 1)	DQ6	DQ5 (Note 2)	DQ3	DQ2 (Note 1)	RY/BY#
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	0

## Notes:

- 1. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 2. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.

Not Recommended for New Design



## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature Plastic Packages
Ambient Temperature with Power Applied55° C to +125° C
Voltage with Respect to Ground
V <sub>CC</sub> (Note 1)
A9, OE#, RESET# (Note 2)2.0 V to +12.5 V
All other pins (Note 1)2.0 V to +7.0 V
Output Short Circuit Current (Note 3) 200 mA
Notes:

# 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot $V_{SS}$ to -2.0 V for periods of up to 20 ns. See Figure 6. Maximum DC voltage on output and I/O pins is $V_{CC} + 0.5$ V. During voltage transitions, outputs may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns. See Figure 7.

- Minimum DC input voltage on A9, OE#, RESET# pins is
   -0.5V. During voltage transitions, A9, OE#, RESET# pins
   may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns.
   See Figure 6. Maximum DC input voltage on A9, OE#,
   and RESET# is 12.5 V which may overshoot to 13.5 V for
   periods up to 20 ns.
- 3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Stresses greater than those listed in this section may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 6. Maximum Negative Overshoot Waveform




Figure 7. Maximum Negative Overshoot Waveform

## **OPERATING RANGES**

## Industrial (I) Devices

Ambient Temperature (12.......-40° C to +85° C

## **Extended (E) Devices**

Ambient Temperature (T<sub>A</sub>) . . . . . . . -55° C to +125° C

## **V<sub>CC</sub>** Supply Voltages

V<sub>CC</sub> for± 10% devices . . . . . . . . . . . . . . +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



## **TTL/NMOS Compatible**

Parameter Symbol	Parameter Description	Test Description	Min	Тур	Max	Unit
ILI	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
I <sub>LIT</sub>	A9 Input Load Current	V <sub>CC</sub> = V <sub>CC</sub> Max, A9 = 12.5 V			50	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
I <sub>CC1</sub>	V <sub>CC</sub> Read Current (Notes 1, 2)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub>		25	40	mA
I <sub>CC2</sub>	V <sub>CC</sub> Write Current (Notes 2, 3, 4)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub>		30	40	mA
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (CE# Controlled) (Notes 2, 5)	CE# = V <sub>IH</sub> , RESET# = V <sub>IH</sub>		0.4	1.0	mA
I <sub>CC4</sub>	V <sub>CC</sub> Standby Current (RESET# Controlled) (Notes 2, 5)	RESET# = V <sub>IL</sub>		0.4	1.0	mA
V <sub>IL</sub>	Input Low Level		-0.5		0.8	V
V <sub>IH</sub>	Input High Level		2.0		V <sub>CC</sub> + 0.5	V
V <sub>ID</sub>	Voltage for Autoselect and Sector Protect	V <sub>CC</sub> = 5.0 V	ejQ)		12.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 12 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$	NO.		0.45	V
V <sub>OH</sub>	Output High Level	$I_{OH} = -2.5 \text{ mA } V_{CC} = V_{CC} \text{ Min}$	2.4			V
$V_{LKO}$	Low V <sub>CC</sub> Lock-out Voltage	101	3.2		4.2	V

## **CMOS Compatible**

		<del>,                                    </del>		I	1	
Parameter Symbol	Parameter Description	Test Description	Min	Тур	Max	Unit
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ $V_{CC}$ , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
I <sub>LIT</sub>	A9 Input Load Current	V <sub>CC</sub> = V <sub>CC</sub> Max, A9 = 12.5 V			50	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OC}$ $V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			±1.0	μΑ
I <sub>CC1</sub>	V <sub>CC</sub> Read Current (Notes 1, 2)	$V_{CC} = V_{CC} Max$ , A9 = 12.5 V $V_{OCC} = V_{CC} Max$ $V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC} Max$ $V_{CC} = V_{IL}$ , OE# = $V_{IH}$		25	40	mA
I <sub>CC2</sub>	V <sub>CC</sub> Write Current (Notes 2, 3,			30	40	mA
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (CE# Controlled) (Notes 2, 5)	CE# = $V_{CC} \pm 0.5 \text{ V}$ , RESET# = $V_{CC} \pm 0.5 \text{ V}$		1	5	μA
I <sub>CC4</sub>	V <sub>CC</sub> Standby Current (NESET# Controlled) (Notes 2 5)	RESET# = $V_{SS} \pm 0.5 \text{ V}$		1	5	μΑ
V <sub>IL</sub>	Input Low Level		-0.5		0.8	V
V <sub>IH</sub>	Input High Level		0.7x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Voltage for Autoselect and Sector Protect	V <sub>CC</sub> = 5.0 V	11.5		12.5	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 12 mA, V <sub>CC</sub> = V <sub>CC</sub> Min			0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$	0.85 V <sub>CC</sub>			V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = -100 \mu A$ , $V_{CC} = V_{CC} Min$	V <sub>CC</sub> - 0.4			V
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-out Voltage		3.2		4.2	V

## Notes for DC Characteristics (both tables):

- 1. The  $I_{CC}$  current listed includes is typically less than 1 mA/MHz, with OE# at  $V_{IH}$ .
- 2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CCmax}$ .
- 3.  $I_{CC}$  active while Embedded Program or Embedded Erase algorithm is in progress.
- 4. Not 100% tested.
- 5. For CMOS mode only,  $I_{CC3} = I_{CC4} = 20 \mu A$  max at extended temperatures (> +85°C).



## **TEST CONDITIONS**




Figure 8. Test Setup

Table 2. Test Specifications

Test Condition	-55	All others	Unit
Output Load	-	TTL gate	
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	100	pF
Input Rise and Fall Times	5	20	ns
Input Pulse Levels	0.0–3.0	0.45-2.4	V
Input timing measurement reference levels	1.5	0.8, 2.0	٧
Output timing measurement reference levels	1.5	0.8, 2.0	٧

## **KEY TO SWITCHING WAVEFORMS**

Figure 8	T1 0-1	refe	·			
Figure 8.	Test Setup		oesid!			
KEY TO SWITCHING	WAVEFORMS		en C			
WAVEFORM	INPUTS		OUT	<b>TPUTS</b>		
		. 4(	Steady			
	×	Chi	anging from H to L			
	enc	Cha	anging from L to H			
XXXXX	Don't Care, Any Change Perm	itted	d Changing, State Unknown			
$\longrightarrow$	Goes Not Apply		Center Line is High In	npedance	State (High 2	Z)

## **Read-only Operations**

Param Sym						Speed Options			
JEDEC	Std.	Parameter Desc	ription	Test Setup		-55	-70	-90	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note 1)			Min	55	70	90	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay		CE# = V <sub>IL</sub> OE# = V <sub>IL</sub>	Max	55	70	90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Delay		OE# = V <sub>IL</sub>	Max	55	70	90	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Delay	/		Max	30	30	40	ns
		Output Enable Hold Time	Read		Min		0		ns
	t <sub>OEH</sub>	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min		10		ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High Z			Max	20	20	20	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output High	Z		Max	<b>,</b> 20	20	20	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From Addre Whichever Occurs First	sses CE# or OE#		Min	3	0		ns
	t <sub>Ready</sub>	RESET# Pin Low to Read Mod (Note 1)	de	<	Max		20		μs

## Notes:

- 1. Not 100% tested.
- 2. Refer to Figure 8 and Table 2 for test specifications.




Figure 9. Read Operation Timings



## **Hardware Reset (RESET#)**

Param	eter					
JEDEC	Std	Description	Test Setup		All Speed Options	Unit
	t <sub>READY</sub>	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)		Max	20	μs
	t <sub>READY</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width		Min	500	ns
	t <sub>RH</sub>	RESET# High Time Before Read (See Note)		Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode		Min	20	μs
	t <sub>RB</sub>	RY/BY# Recovery Time		Min	0	ns





Figure 10. RESET# Timings




## **Erase and Program Operations**


Para	meter			Spe	eed Optio	ons	
JEDEC	Std.	Parameter Description		-55	-70	-90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	55	70	90	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min		0		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	45	45	45	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time	Min	25	30	45	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min		0		ns
	t <sub>OES</sub>	Output Enable Setup Time	Min		0		ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recover Time Before Write (OE# high to WE# low)	Min		0		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time	Min	. ~	0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time	Min	2/2	0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	Mill	30	35	45	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Pulse Width High	Min Typ	20		ns	
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Byte Programming Operation (Note 2)	Тур	7		μs	
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)	Тур		1		sec
	t <sub>VCS</sub>	V <sub>CC</sub> Set Up Time (Note 1)	Min		50		μs
	t <sub>BUSY</sub>	WE# to RY/BY# Valid	Max	30	30	40	ns
lotes: . Not 100% . See the "E	tested. rase And Pro	WE# to RY/BY# Valid  gramming Performance" perion for more information	7.				













Note:VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 13. Data# Polling Timings (During Embedded Algorithms)



**Note:** VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 14. Toggle Bit Timings (During Embedded Algorithms)



Note: The system may use OE# or CE# to toggle DQ2 and DQ6. DQ2 must be read at an address within the erase-suspended sector.

Figure 15. DQ2 vs. DQ6

## **Temporary Sector Unprotect**

Note: Not 100% tested.

Param	eter			200	
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time (See Note)	Mark .	500	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

tying commended for 12 V RESET# 0 or 5 V 0 or 5 V  $t_{\text{VIDR}}$ Program or Erase Command Sequence CE# WE# -t<sub>RSP</sub> RY/BY#

Figure 16. Temporary Sector Group Unprotect Timing Diagram




## **Erase and Program Operations**

## **Alternate CE# Controlled Writes**

Paramete	r Symbol			Speed Options			
JEDEC	Std.	Parameter Description		-55	-70	-90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	55	70	90	ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup Time	Min		(	)	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	45	45	45	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Min	25	30	45	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min		0		ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recover Time Before Write	Min		0		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	CE# Setup Time	Min	. ~	0		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	CE# Hold Time	Min	SIG	0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	Write Pulse Width	Min	<b>O</b> 30	35	45	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	Write Pulse Width High	Min		20		ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Byte Programming Operation (Note 2)	Тур		7		μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)	Тур		1		sec

## Notes:

Not 100% tested.
 See the "Erase And Programming Performance" section for more information.



- 2. Figure indicates the last two bus cycles of the command sequence.



## **ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time	1	8	sec	Excludes 00h programming prior to
Chip Erase Time	16	128	sec	erasure (Note 4)
Byte Programming Time	7	300	μs	Excludes system-level overhead
Chip Programming Time (Note 3)	7.2	21.6	sec	(Note 5)

## Notes:

- 1. Typical program and erase times assume the following conditions:  $25^{\circ}$  C, 5.0 V  $V_{CC}$ , 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of 90°C,  $V_{CC}$  = 4.5 V (4.75 for -55), 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set DQ5 = 1. See the section on DQ5 for further information.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the four-bus-cycle sequence for programming. See Table 4 for further information on command definitions.
- 6. The device has a typical erase and program cycle endurance of 1,000,000 cycles. 1,000,000 cycles are guaranteed.

## LATCHUP CHARACTERISTIC

	70	Min	Max
Input Voltage with respect to V <sub>SS</sub> on I/O pins	, O,	–1.0 V	V <sub>CC</sub> + 1.0 V
V <sub>CC</sub> Current	7/0	−100 mA	+100 mA

Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 5.0$  Voltage pin at a time.

## TSOP AND SO PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	6	7.5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	8.5	12	pF
C <sub>IN2</sub>	Control Pin Capachance	V <sub>IN</sub> = 0	7.5	9	pF

## Notes:


- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25^{\circ} C$ , f = 1.0 MHz.

## **DATA RETENTION**

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150° C	10	Years
Millinum Fattern Data netention Time	125° C	20	Years

## PHYSICAL DIMENSIONS

## SO 044—44-Pin Small Outline Package



PACKAGE		SQ 44		
JEDEC	MO	-1:80 (A) AA		
SYMBOL	MIN	NOM	MAX	
Α	- 7	_	2.80	
A1	0.15	0.23	0.35	
A2	2.17	2.30	2.45	
b	0.35	_	0.50	
b1	0.35	0.40	0.45	
С	0.10	_	0.21	
⊂1	0.10	0.15	0.18	
D	28.00	28.20	28.40	
E	15.70	16.00	16.30	
E1	13.10	13.30	13.50	
е	1.27 BSC			
L	0.60	0.80	1.00	
R	0.09	_	_	
θ	0*	4*	8.	


## NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
- 2. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- PIN 1 IDENTIFIER FOR STANDARD FORM (DIE UP) OR REVERSE FORM (DIE DOWN) PINOUTS.
- DATUMS A AND B AND DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END.
- ÓDIMENSION "E1" DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.
  ALLOWABLE DAMBAR PROTRUSION SHALL NOT EXCEED 0.15 mm
  PER SIDE. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION
  6 BY MORE THAN 0.07 mm AT LEAST MATERIAL CONDITION.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIPS.
  - A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE.
- DIMENSION "e"IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 11. LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THER SEATING PLANE.



## PHYSICAL DIMENSIONS

## TS 040—40-Pin Standard Thin Small Outline Package



Package	TS 40			
Jedec	MO-142 (B) CD			
Symbol	MIN	NDM	MAX	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
⊂1	0.10	_	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
Ε	9.90	10.00	10.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	3°	5°	
R	0.08	_	0.20	
N	40			

## NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
  - (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- 2 PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- 3 PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- 4. TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- /5\ DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059") PER SIDE.
- ∕6∖ DIMENSION ७ DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08mm (0.0031") TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION, MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm (0.0028").
- /7\ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039") AND 0.25mm (0.0098") FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

## **REVISION SUMMARY**

## **Revision A (July 1997)**

Initial release.

## **Revision B (January 1998)**

## Global

Formatted for consistency with other 5.0 volt-only data sheets.

## Figure 9, Read Operation Timings

Corrected RESET# waveform so that it is high for the duration of the read cycle.

## Figure 11, Chip/Sector Erase Operation Timings

Corrected data unlock cycle in diagram to 55h.

# Figure 17, Alternate CE# Controlled Program Operation Timings

Corrected command for sector erase to 30h, chip erase to 10h.

## **Revision C (January 1998)**

## **Standby Mode**

Removed sentence in first paragraph referring to RESET# pulse.

# Sector Group Protection/Unprotection, Temporary Sector Group Unprotect

Changed references from "sector" to "sector group" Corrected text to indicate sector groups are composed of two adjacent sectors.

## Revision D (May 1998)

## **Distinctive Characteristics**

Changed minimum 100K write/erastycles guaranteed to 1,000,000.

## DC Characteristics, CMOS compatible

For  $I_{CC3}$  and  $I_{CC4}$ , the voltage tolerances given for CE# and RESET# are now  $\pm 0.5$  V.

## **AC Characteristics**

Erase/Program Operations; Erase and Program Operations Alternate CE# Controlled Writes: Corrected the notes reference for  $t_{WHWH1}$  and  $t_{WHWH2}$ . These parameters are 100% tested. Corrected the note reference for  $t_{VCS}$ . This parameter is not 100% tested.

## **Temporary Sector Unprotect Table**

Added note reference for  $t_{VIDR}$ . This parameter is not 100% tested.

## **Command Definitions**

Corrected the shift in the table header.

## **Erase and Programming Performance**

Changed minimum 100K program and erase cycles guaranteed to 1,000,000.

## Revision E (January 1999)

## Global

Updated for CS39S process technology.

## **Distinctive Characteristics**

## Added:

- 20-year data retention at 125° C
  - Reliable operation for the life of the system

## DC Characteristics—CMOS Compatible

Added note "For CMOS mode only,  $I_{CC3} = I_{CC4} = 20 \mu A$  max at extended temperatures (> +85°C)".

# DC Characteristics—(F)L/NMOS Compatible and CMOS Compatible (CMOS COMPATIB

 $I_{CC1}$ ,  $I_{CC2}$ ,  $I_{CC3}$ ,  $I_{CC4}$ : Added Note 2 "Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CCmax}$ ".

 $I_{CC3}$ ,  $I_{CC3}$  Deleted  $V_{CC} = V_{CC}Max$ .

## Revision E+1 (March 23, 1999)

## Operating Ranges

The temperature ranges are now specified as ambient.

## **Revision E+2 (April 9, 1999)**

## Ordering Information, Operating Ranges

Added the extended temperature range.

## Revision F (November 15, 1999)

# AC Characteristics—Figure 11. Program Operations Timing and Figure 12. Chip/Sector Erase Operations

Deleted t<sub>GHWL</sub> and changed OE# waveform to start at high.

## **Physical Dimensions**

Replaced figures with more detailed illustrations.

## Revision F+1 (May 18, 2000)

## **DC Characteristics**

TTL/NMOS Compatible: The ICC2 specifications are now identical to those for CMOS compatible.

## Revision G (December 4, 2000)

Added table of contents.

## Ordering Information

Deleted burn-in option.



## Revision G+1 (January 3, 2002)

## Global

Changed -75 speed option to -70 (70 ns,  $V_{CC} = 5.0 \pm$ 10 %). Added -55 (55 ns,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ) speed option.

## **Revision G+2 (June 14, 2004)**

## **Ordering Information**

Added Pb-free OPNs.

## Revision G3 (December 22, 2005)

## Global

Deleted 150 ns speed option and reverse TSOP package option.

## **Revision G4 (May 19, 2006)**

Added "Not recommended for new designs" note.

## **AC Characteristics**

Changed t<sub>BUSY</sub> specification to maximium value.

## Revision G5 (November 1, 2006)

Deleted "Not recommended for new designs" note.

## Revision G6 (March 3, 2009)

## Global

Added obsolescence information.

## Revision G7 (August 3, 2009)

## Global

Removed obsolescence information.

## Revision G8 (November 11, 2009)

## Global

Removed 120 ns spegg

Removed all commedial temperature range options.

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general efficie use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes tatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the contemplated (1) for any use that includes atal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

## Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 1997-2005 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Copyright © 2006-2009 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, EcoRAM™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.